US20110115957A1 - Backside illuminated image sensor with reduced dark current - Google Patents
Backside illuminated image sensor with reduced dark current Download PDFInfo
- Publication number
- US20110115957A1 US20110115957A1 US13/012,843 US201113012843A US2011115957A1 US 20110115957 A1 US20110115957 A1 US 20110115957A1 US 201113012843 A US201113012843 A US 201113012843A US 2011115957 A1 US2011115957 A1 US 2011115957A1
- Authority
- US
- United States
- Prior art keywords
- layer
- image sensor
- sensor
- pixel array
- seed layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000002019 doping agent Substances 0.000 claims abstract description 31
- 238000003384 imaging method Methods 0.000 claims abstract description 17
- 238000000034 method Methods 0.000 claims description 31
- 238000012545 processing Methods 0.000 claims description 23
- 230000008569 process Effects 0.000 claims description 18
- 230000015572 biosynthetic process Effects 0.000 claims description 12
- 238000005286 illumination Methods 0.000 claims description 6
- 229910052785 arsenic Inorganic materials 0.000 claims description 3
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 2
- 229910052796 boron Inorganic materials 0.000 claims description 2
- 229910052738 indium Inorganic materials 0.000 claims description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 2
- 229910052698 phosphorus Inorganic materials 0.000 claims description 2
- 239000011574 phosphorus Substances 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 142
- 235000012431 wafers Nutrition 0.000 description 68
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 37
- 229910052710 silicon Inorganic materials 0.000 description 37
- 239000010703 silicon Substances 0.000 description 37
- 239000000758 substrate Substances 0.000 description 23
- 229920002120 photoresistant polymer Polymers 0.000 description 10
- 238000001465 metallisation Methods 0.000 description 7
- 230000002093 peripheral effect Effects 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 5
- 238000005530 etching Methods 0.000 description 4
- 238000005070 sampling Methods 0.000 description 4
- 238000000151 deposition Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 241001428800 Cell fusing agent virus Species 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 2
- 230000002411 adverse Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 208000036971 interstitial lung disease 2 Diseases 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 206010034960 Photophobia Diseases 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 208000013469 light sensitivity Diseases 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 230000008719 thickening Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 239000012780 transparent material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1464—Back illuminated imager structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
Definitions
- the present invention relates generally to electronic image sensors for use in digital cameras and other types of imaging devices, and more particularly to processing techniques for use in forming backside illuminated image sensors.
- a typical electronic image sensor comprises a number of light sensitive picture elements (“pixels”) arranged in a two-dimensional array. Such an image sensor may be configured to produce a color image by forming an appropriate color filter array (CFA) over the pixels.
- CFA color filter array
- an image sensor may be implemented using complementary metal-oxide-semiconductor (CMOS) circuitry.
- CMOS complementary metal-oxide-semiconductor
- each pixel typically comprises a photodiode and other circuitry elements that are formed in a silicon sensor layer on a silicon substrate.
- One or more dielectric layers are usually formed above the silicon sensor layer and may incorporate additional circuitry elements as well as multiple levels of metallization used to form interconnects.
- the side of the image sensor on which the dielectric layers and associated levels of metallization are formed is commonly referred to as the frontside, while the side having the silicon substrate is referred to as the backside.
- a frontside illuminated image sensor In a frontside illuminated image sensor, light from a subject scene is incident on the frontside of the image sensor, and the silicon substrate is relatively thick. However, the presence of metallization level interconnects and various other features associated with the dielectric layers on the frontside of the image sensor can adversely impact the fill factor and quantum efficiency of the image sensor.
- a backside illuminated image sensor addresses the fill factor and quantum efficiency issues associated with the frontside dielectric layers by thinning or removing the thick silicon substrate and arranging the image sensor such that light from a subject scene is incident on the backside of the image sensor.
- the incident light is no longer impacted by metallization level interconnects and other features of the dielectric layers, and fill factor and quantum efficiency are improved.
- Backside illuminated image sensors can be difficult to process due to the thinning or removal of the silicon substrate.
- Conventional processing techniques such as those disclosed in, for example, U.S. Patent Application Publication No. 2007/0194397, entitled “Photo-Sensor and Pixel Array with Backside Illumination and Method of Forming the Photo-Sensor,” can lead to increased die size or higher cost.
- dark current that is, current that is generated in the sensor even in the complete absence of incident light.
- Dark current adversely impacts sensor performance by making it more difficult to detect incident light.
- Such current can be particularly problematic in backside illuminated image sensors that are formed utilizing a silicon-on-insulator (SOI) image sensor wafer, as dark current tends to be generated at an interface between a sensor layer and a buried oxide layer.
- SOI silicon-on-insulator
- Illustrative embodiments of the invention provide backside illuminated image sensors having reduced dark current.
- a process of forming a backside illuminated image sensor is provided.
- the process is a wafer level process for forming a plurality of image sensors each having a pixel array configured for backside illumination, with the image sensors being formed utilizing an image sensor wafer.
- the image sensor wafer comprises a substrate, a buried oxide layer formed over the substrate, and a seed layer formed over the buried oxide layer.
- the process includes the steps of forming a sacrificial oxide layer over the seed layer; exposing pixel array areas of the image sensor wafer; implanting a dopant into the seed layer in the exposed pixel array areas; removing the sacrificial oxide layer; forming an epitaxial layer over the doped seed layer; and further processing the image sensor wafer to form the plurality of image sensors.
- the pixel array areas of the image sensor wafer may be exposed by, for example, depositing a photoresist over the sacrificial oxide layer, and patterning the photoresist to expose the pixel array areas of the image sensor wafer. Remaining portions of the photoresist are removed subsequent to the implanting of the dopant into the seed layer.
- the dopant may be implanted into the seed layer in the exposed pixel array areas, for example, by implanting the dopant through the sacrificial oxide layer and into the seed layer in the exposed pixel array areas.
- the dopant may be implanted into the seed layer in the exposed pixel array areas by etching openings in the sacrificial oxide layer in respective ones of the exposed pixel array areas and implanting the dopant through the etched openings into the seed layer.
- a backside illuminated image sensor comprises a sensor layer implementing a plurality of photosensitive elements of a pixel array, and an oxide layer adjacent a backside surface of the sensor layer.
- the sensor layer comprises a seed layer and an epitaxial layer formed over the seed layer, with the seed layer having a cross-sectional doping profile in which a designated dopant is substantially confined to a pixel array area of the sensor layer.
- a backside illuminated image sensor in accordance with the invention may be advantageously implemented in a digital camera or other type of imaging device, and provides improved performance in such a device without significantly increasing image sensor die size or cost.
- FIG. 1 is a block diagram of a digital camera having a backside illuminated image sensor configured in accordance with an illustrative embodiment of the invention
- FIG. 2 shows cross-sectional views of portions of a backside illuminated image sensor at various steps in an exemplary process for forming such an image sensor, illustrating a technique for forming a doped silicon seed layer;
- FIG. 3 shows cross-sectional views of portions of a backside illuminated image sensor at various steps in an exemplary process for forming such an image sensor, in accordance with an illustrative embodiment of the invention.
- FIG. 4 is a plan view of an image sensor wafer comprising multiple image sensors formed using the exemplary process of FIG. 3 .
- FIG. 1 shows a digital camera 10 in an illustrative embodiment of the invention.
- the digital camera light from a subject scene is input to an imaging stage 12 .
- the imaging stage may comprise conventional elements such as a lens, a neutral density filter, an iris and a shutter.
- the light is focused by the imaging stage 12 to form an image on an image sensor 14 , which converts the incident light to electrical signals.
- the digital camera 10 further includes a processor 16 , a memory 18 , a display 20 , and one or more additional input/output (I/O) elements 22 .
- I/O input/output
- the imaging stage 12 may be integrated with the image sensor 14 , and possibly one or more additional elements of the digital camera 10 , to form a compact camera module.
- the image sensor 14 is assumed in the present embodiment to be a CMOS image sensor, although other types of image sensors may be used in implementing the invention. More particularly, the image sensor 14 comprises a backside illuminated image sensor that is formed in a manner to be described below in conjunction with FIG. 3 .
- the image sensor generally comprises a pixel array having a plurality of pixels arranged in rows and columns and may include additional circuitry associated with sampling and readout of the pixel array, such as signal generation circuitry, signal processing circuitry, row and column selection circuitry, etc.
- This sampling and readout circuitry may comprise, for example, an analog signal processor for processing analog signals read out from the pixel array and an analog-to-digital converter for converting such signals to a digital form.
- sampling and readout circuitry may be arranged external to the image sensor, or formed integrally with the pixel array, for example, on a common integrated circuit with photodiodes and other elements of the pixel array.
- the image sensor 14 will typically be implemented as a color image sensor having an associated CFA pattern.
- CFA patterns that may be used with the image sensor 14 include those described in the above-cited U.S. Patent Application Publication No. 2007/0024931, although other CFA patterns may be used in other embodiments of the invention.
- a conventional Bayer pattern may be used, as disclosed in U.S. Pat. No. 3,971,065, entitled “Color Imaging Array,” which is incorporated by reference herein.
- the processor 16 may comprise, for example, a microprocessor, a central processing unit (CPU), an application-specific integrated circuit (ASIC), a digital signal processor (DSP), or other processing device, or combinations of multiple such devices.
- Various elements of the imaging stage 12 and the image sensor 14 may be controlled by timing signals or other signals supplied from the processor 16 .
- the memory 18 may comprise any type of memory, such as, for example, random access memory (RAM), read-only memory (ROM), Flash memory, disk-based memory, removable memory, or other types of storage elements, in any combination.
- RAM random access memory
- ROM read-only memory
- Flash memory disk-based memory
- removable memory or other types of storage elements, in any combination.
- Functionality associated with sampling and readout of the pixel array and the processing of corresponding image data may be implemented at least in part in the form of software that is stored in memory 18 and executed by processor 16 .
- a given image captured by the image sensor 14 may be stored by the processor 16 in memory 18 and presented on display 20 .
- the display 20 is typically an active matrix color liquid crystal display (LCD), although other types of displays may be used.
- the additional I/O elements 22 may comprise, for example, various on-screen controls, buttons or other user interfaces, network interfaces, memory card interfaces, etc.
- the digital camera as shown in FIG. 1 may comprise additional or alternative elements of a type known to those skilled in the art. Elements not specifically shown or described herein may be selected from those known in the art. As noted previously, the present invention may be implemented in a wide variety of other types of digital cameras or imaging devices. Also, as mentioned above, certain aspects of the embodiments described herein may be implemented at least in part in the form of software executed by one or more processing elements of an imaging device. Such software can be implemented in a straightforward manner given the teachings provided herein, as will be appreciated by those skilled in the art.
- the image sensor 14 may be fabricated on a silicon substrate or other type of substrate.
- each pixel of the pixel array includes a photodiode and associated circuitry for measuring the light level at that pixel.
- Such circuitry may comprise, for example, transfer gates, reset transistors, select transistors, output transistors, and other elements, configured in a well-known conventional manner.
- the techniques illustrated in FIGS. 2 and 3 generally involve processing an image sensor wafer to form a plurality of image sensors each having a pixel array configured for backside illumination.
- the portion of the image sensor wafer 200 as shown in FIGS. 2 and 3 generally corresponds to a particular one of the image sensors, and may be viewed as including a pixel array area surrounded by periphery areas.
- the periphery areas may include or be associated with bond pad areas, or other portions of the image sensor.
- a separate pixel array area will generally be associated with each of the image sensors formed using the image sensor wafer.
- the image sensor wafer 200 also has a frontside and a backside.
- the frontside refers generally to the side of an image sensor on which dielectric layers and associated levels of metallization are formed, while the side having the silicon substrate is referred to as the backside.
- the terms “frontside” and “backside” will be used herein to denote particular sides of an image sensor wafer or an image sensor formed from such a wafer, as well as sides of particular layers of the image sensor wafer or corresponding image sensor.
- the illustrative embodiments relate to backside illuminated image sensors, that is, image sensors in which light from a subject scene is incident on the photodiodes or other photosensitive elements of the pixel array from a backside of the sensor.
- the image sensor wafer 200 shown in FIGS. 2 and 3 is an example of a silicon-on-insulator (SOI) wafer.
- SOI silicon-on-insulator
- Alternative embodiments of the invention may utilize other types of wafers to form backside illuminated image sensors, such as, for example, epitaxial wafers or bulk semiconductor wafers that do not include a buried oxide layer, although an SOI wafer generally provides a smoother surface for backside processing.
- FIG. 2 shows one possible wafer level process for forming a doped silicon seed layer on a frontside surface of a buried oxide layer of the image sensor wafer 200 .
- the process includes steps denoted ( 1 ), ( 2 ) and ( 3 ).
- Step ( 1 ) shows a starting SOI image sensor wafer 200 comprising a silicon substrate 202 , a buried oxide (BOX) layer 204 formed on the substrate, and a silicon seed layer 205 formed on the buried oxide layer.
- a buried oxide (BOX) layer 204 formed on the substrate
- a silicon seed layer 205 formed on the buried oxide layer.
- various layers of the image sensor wafer may be described herein as having frontside and backside surfaces.
- the buried oxide layer 204 has a frontside surface 204 F and a backside surface 204 B.
- step ( 2 ) in-situ doping of the silicon seed layer 205 is performed to form an N+ silicon seed layer 205 ′ as shown.
- An N+ silicon seed layer is used if the pixel array is based on p-type metal-oxide-semiconductor (PMOS) circuitry, while a P+ silicon seed layer would be used if the pixel array is based on n-type metal-oxide-semiconductor (NMOS) circuitry.
- PMOS p-type metal-oxide-semiconductor
- NMOS n-type metal-oxide-semiconductor
- a silicon epitaxial layer 210 is grown over the N+ silicon seed layer 205 ′ and a number of wells 212 are formed in the silicon epitaxial layer.
- the wells 212 are generally formed in a portion of the image sensor wafer corresponding to a periphery area of a given image sensor, rather than in a pixel array area of the sensor.
- the process illustrated in FIG. 2 can provide a reduction in dark current at the interface between a sensor layer and a buried oxide layer in a backside illuminated image sensor.
- this particular technique may result in the shorting of the peripheral wells 212 to the N+ silicon seed layer 205 ′ and to each other, as is illustrated in step ( 3 ) of the figure.
- shorting of peripheral wells can be prevented by increasing the thickness of the silicon epitaxial layer 210 , this can undesirably increase the crosstalk between adjacent photodiodes of the pixel array to be formed in the epitaxial layer 210 .
- FIG. 3 shows a wafer level process for forming a backside illuminated image sensor that reduces dark current, but also avoids shorting of peripheral wells without substantially increasing epitaxial layer thickness.
- the process includes steps denoted ( 1 ) through ( 10 ).
- image sensor formation process to be described will focus on the formation of a doped silicon seed layer on an image sensor wafer.
- Other aspects of image sensor formation such as the formation of photodiodes and associated circuitry of the pixel array in a sensor layer of the image sensor wafer, and the formation of additional features, such as circuitry, conductors, bond pads and so on, may be implemented using conventional techniques that are familiar to one skilled in the art.
- Step ( 1 ) again shows starting SOI image sensor wafer 200 comprising silicon substrate 202 , buried oxide layer 204 formed on the substrate, and silicon seed layer 205 formed on the buried oxide layer.
- the silicon seed layer in this embodiment may have a thickness of about 50 Angstroms to about 0.2 micrometers ( ⁇ m).
- a sacrificial oxide layer 300 is formed over the silicon seed layer 205 .
- the sacrificial oxide layer in this embodiment may have a thickness of about 50 Angstroms to about 200 Angstroms.
- alignment marks 302 are patterned and formed, which will generally involve lithography operations such as photoresist deposition followed by exposing, developing and etching.
- the alignment marks are patterned in accordance with a desired alignment mark pattern, which will generally depend upon the particular type of lithography equipment being used to process the image sensor wafer.
- the alignment marks 302 extend through the sacrificial oxide layer 300 and the seed layer 205 , to an underlying frontside surface of the buried oxide layer 204 .
- the alignment marks may comprise polysilicon.
- Advantageous techniques for forming polysilicon alignment marks of this type in a backside illuminated image sensor are disclosed in the above-cited U.S. patent application Kodak Docket No. 94870.
- alignment mark openings are etched to expose an underlying frontside surface of a buried oxide layer, and polysilicon alignment marks are formed by epitaxial growth on the exposed surface of the buried oxide layer through the openings.
- step ( 4 ) any remaining photoresist from the patterning of the alignment marks 302 is stripped from the sacrificial oxide layer 300 .
- step ( 5 ) a photoresist 304 is deposited over the sacrificial oxide layer 300 and patterned in alignment with the alignment marks 302 to expose a pixel array area 305 .
- the pixel array area 305 is associated with a given image sensor to be formed from the image sensor wafer, while periphery areas of the given image sensor remain unexposed and covered by the photoresist.
- Alternative embodiments may utilize techniques other than deposition and patterning of photoresist to expose pixel array areas of the image sensor wafer.
- a dopant is implanted into the seed layer 205 in the exposed pixel array area 305 .
- the dopant in this example is an n-type dopant, namely arsenic, although other n-type dopants, such as phosphorus, may be used in other embodiments.
- an n-type dopant is used for a pixel array that is based on PMOS circuitry, while a p-type dopant would be used for a pixel array based on NMOS circuitry.
- Exemplary p-type dopants include boron and indium. Again, PMOS circuitry is assumed for this example, and thus the dopant is an n-type dopant.
- the dopant concentration for the seed layer implant may be greater than or equal to about 5 ⁇ 10′ 4 atoms/cm 3 , although other dopant concentrations may be used in other embodiments.
- step ( 6 ) involves implanting the dopant through the sacrificial oxide layer 300 and into the seed layer 205 in the exposed pixel array area 305 .
- Other embodiments may involve, for example, etching an opening in the sacrificial oxide layer in the exposed pixel array area and implanting the dopant through the etched opening into the seed layer.
- the latter etched opening approach may be used to provide a greater implant depth than that which can be achieved by implanting through the sacrificial oxide layer.
- the silicon seed layer 205 after completion of the doping operation will be denoted herein as doped silicon seed layer 310 .
- step ( 7 ) any remaining portions of the photoresist 304 are stripped from the sacrificial oxide layer 300 .
- step ( 8 ) the upper surface of the wafer is cleaned, and then annealed to repair any damage.
- step ( 9 ) the sacrificial oxide layer 300 is removed.
- the doped silicon seed layer 310 at the completion of these steps has a cross-sectional doping profile in which the n-type dopant, arsenic in this example, is substantially confined to the pixel array area 305 .
- the doped silicon seed layer 310 comprises undoped portions 312 in the periphery areas of the given image sensor and an N+ doped portion 314 in the pixel array area of the given image sensor.
- This backside doping profile serves to reduce the dark current at the interface with the buried oxide layer 204 , while avoiding peripheral well shorting of the type previously described in conjunction with FIG. 2 .
- a silicon epitaxial layer 320 is grown over the doped silicon seed layer 310 that includes undoped portions 312 and N+ doped portion 314 .
- the resulting image sensor wafer includes a sensor layer 330 comprising the doped silicon seed layer 310 and the silicon epitaxial layer 320 .
- the epitaxial layer may be grown to a thickness of about 1 ⁇ m to 20 ⁇ m.
- Subsequent processing operations may involve, for example, forming portions of a pixel array 340 comprising photodiodes or other photosensitive elements 342 in the epitaxial layer 320 . Such elements are formed in direct or indirect alignment with the alignment marks 302 .
- further processing operations are applied to the image sensor wafer to produce a plurality of backside illuminated image sensors including the image sensor 14 of digital camera 10 .
- these additional operations may include forming at least one dielectric layer on a frontside surface of the epitaxial layer 320 .
- the dielectric layer in this embodiment may comprise multiple layers of dielectric material and may include, for example, an interlayer dielectric (ILD) and an intermetal dielectric (IMD) that separates multiple levels of metallization.
- ILD interlayer dielectric
- IMD intermetal dielectric
- Various image sensor features such as interconnects, gates or other circuitry elements may be formed within the dielectric layer using conventional techniques.
- Other embodiments may comprise multiple dielectric layers, possibly separated from one another by one or more intervening layers.
- the dielectric layers and other layers formed in the further processing operations are also aligned either directly or indirectly to the alignment marks 302 .
- a handle wafer is attached to a frontside surface of the dielectric layer.
- the handle wafer may be attached using, for example, low temperature oxide-to-oxide bonding.
- the substrate 202 is then removed to expose a backside surface of the buried oxide layer 204 .
- the substrate may be removed using, for example, grinding, polishing or etching techniques, in any combination. Typically, the substrate is removed in its entirety, exposing the buried oxide layer 204 at the backside of the wafer. In an alternative embodiment, such as one involving an epitaxial or bulk semiconductor wafer, the substrate may be thinned rather than completely removed.
- each of the pixel arrays of the image sensor wafer has a corresponding CFA which includes color filter elements that are arranged over respective photosensitive elements 342 of the sensor layer 330 .
- the resulting processed image sensor wafer is then diced into a plurality of image sensors configured for backside illumination, one of which is the image sensor 14 in digital camera 10 .
- the wafer dicing operation will be described in greater detail below in conjunction with FIG. 4 .
- the handle wafer in this embodiment is not removed prior to dicing, but instead serves as a permanent handle wafer, portions of which remain part of respective ones of the image sensors that are separated from one another in the dicing operation.
- a temporary carrier wafer may be used in place of the handle wafer.
- the temporary carrier wafer may be attached using epoxy or another suitable adhesive.
- the substrate 202 is removed as described above.
- a transparent cover sheet comprising transparent covers overlying respective ones of the CFAs may then be attached to the backside surface of the image sensor wafer prior to removing the temporary carrier wafer.
- Each such glass cover may comprise a central cavity arranged over its corresponding CFA and further comprise peripheral supports secured to the backside surface of the oxide layer 204 via epoxy.
- the transparent cover sheet may be formed of glass or another transparent material. Such a cover sheet may be attached to the wafer as a single sheet which is divided into separate covers when the image sensors are diced from the wafer.
- RDL redistribution layer
- FIG. 3 shows a plan view of an image sensor wafer 400 comprising a plurality of image sensors 402 .
- the image sensors 402 are formed through wafer level processing of the image sensor wafer 400 as described in conjunction with FIG. 3 .
- the image sensors are then separated from one another by dicing the wafer along dicing lines 404 .
- a given one of the image sensors 402 corresponds to image sensor 14 in digital camera 10 of FIG. 1 .
- the above-described illustrative embodiments advantageously provide an improved processing arrangement for forming a backside illuminated image sensor.
- the FIG. 3 process produces an arrangement in which the doped seed layer 310 is configured to reduce dark side current at the interface between the sensor layer 330 and the buried oxide layer 204 without shorting of peripheral wells or undue thickening of the epitaxial layer 320 .
- This provides a backside illuminated image sensor that exhibits improved performance in terms of an enhanced ability to detect incident light.
Abstract
A backside illuminated image sensor comprises a sensor layer implementing a plurality of photosensitive elements of a pixel array, and an oxide layer adjacent a backside surface of the sensor layer. The sensor layer comprises a seed layer and an epitaxial layer formed over the seed layer, with the seed layer having a cross-sectional doping profile in which a designated dopant is substantially confined to a pixel array area of the sensor layer. The doping profile advantageously reduces dark current generated at an interface between the sensor layer and the oxide layer. The image sensor may be implemented in a digital camera or other type of digital imaging device.
Description
- This is a divisional application of U.S. application Ser. No. 12/169,723 filed Jul. 9, 2008, which is related to the inventions described in commonly-assigned U.S. patent application Ser. Nos. 12/169,709, entitled “Color Filter Array Alignment Mark Formation in Backside Illuminated Image Sensors,” U.S. Ser. No. 12/169,791 (now U.S. Pat. No. 7,859,033), entitled “Wafer Level Processing for Backside Illuminated Image Sensors,” and U.S. Ser. No. 12/169,810, entitled “Backside Illuminated Image Sensor with Shallow Backside Trench for Photodiode Isolation,” all filed Jul. 9, 2008. The disclosures of these related applications are incorporated by reference herein in their entirety.
- The present invention relates generally to electronic image sensors for use in digital cameras and other types of imaging devices, and more particularly to processing techniques for use in forming backside illuminated image sensors.
- A typical electronic image sensor comprises a number of light sensitive picture elements (“pixels”) arranged in a two-dimensional array. Such an image sensor may be configured to produce a color image by forming an appropriate color filter array (CFA) over the pixels. Examples of image sensors of this type are disclosed in U.S. Patent Application Publication No. 2007/0024931, entitled “Image Sensor with Improved Light Sensitivity,” which is incorporated by reference herein.
- As is well known, an image sensor may be implemented using complementary metal-oxide-semiconductor (CMOS) circuitry. In such an arrangement, each pixel typically comprises a photodiode and other circuitry elements that are formed in a silicon sensor layer on a silicon substrate. One or more dielectric layers are usually formed above the silicon sensor layer and may incorporate additional circuitry elements as well as multiple levels of metallization used to form interconnects. The side of the image sensor on which the dielectric layers and associated levels of metallization are formed is commonly referred to as the frontside, while the side having the silicon substrate is referred to as the backside.
- In a frontside illuminated image sensor, light from a subject scene is incident on the frontside of the image sensor, and the silicon substrate is relatively thick. However, the presence of metallization level interconnects and various other features associated with the dielectric layers on the frontside of the image sensor can adversely impact the fill factor and quantum efficiency of the image sensor.
- A backside illuminated image sensor addresses the fill factor and quantum efficiency issues associated with the frontside dielectric layers by thinning or removing the thick silicon substrate and arranging the image sensor such that light from a subject scene is incident on the backside of the image sensor. Thus, the incident light is no longer impacted by metallization level interconnects and other features of the dielectric layers, and fill factor and quantum efficiency are improved.
- Backside illuminated image sensors can be difficult to process due to the thinning or removal of the silicon substrate. Conventional processing techniques, such as those disclosed in, for example, U.S. Patent Application Publication No. 2007/0194397, entitled “Photo-Sensor and Pixel Array with Backside Illumination and Method of Forming the Photo-Sensor,” can lead to increased die size or higher cost.
- Another problem that arises in backside illuminated image sensors relates to so-called “dark” current, that is, current that is generated in the sensor even in the complete absence of incident light. Dark current adversely impacts sensor performance by making it more difficult to detect incident light. Such current can be particularly problematic in backside illuminated image sensors that are formed utilizing a silicon-on-insulator (SOI) image sensor wafer, as dark current tends to be generated at an interface between a sensor layer and a buried oxide layer. See, for example, T. Joy et al., “Development of a Production-Ready, Back-Illuminated CMOS Image Sensor with Small Pixels,” 2007 IEDM Technical Digest, pp. 1007-1009.
- Accordingly, a need exists for processing techniques for forming backside illuminated image sensors with reduced dark current, particularly when using SOI image sensor wafers.
- Illustrative embodiments of the invention provide backside illuminated image sensors having reduced dark current.
- In accordance with one aspect of the invention, a process of forming a backside illuminated image sensor is provided. The process is a wafer level process for forming a plurality of image sensors each having a pixel array configured for backside illumination, with the image sensors being formed utilizing an image sensor wafer. The image sensor wafer comprises a substrate, a buried oxide layer formed over the substrate, and a seed layer formed over the buried oxide layer. The process includes the steps of forming a sacrificial oxide layer over the seed layer; exposing pixel array areas of the image sensor wafer; implanting a dopant into the seed layer in the exposed pixel array areas; removing the sacrificial oxide layer; forming an epitaxial layer over the doped seed layer; and further processing the image sensor wafer to form the plurality of image sensors.
- The pixel array areas of the image sensor wafer may be exposed by, for example, depositing a photoresist over the sacrificial oxide layer, and patterning the photoresist to expose the pixel array areas of the image sensor wafer. Remaining portions of the photoresist are removed subsequent to the implanting of the dopant into the seed layer.
- The dopant may be implanted into the seed layer in the exposed pixel array areas, for example, by implanting the dopant through the sacrificial oxide layer and into the seed layer in the exposed pixel array areas. As another example, the dopant may be implanted into the seed layer in the exposed pixel array areas by etching openings in the sacrificial oxide layer in respective ones of the exposed pixel array areas and implanting the dopant through the etched openings into the seed layer.
- In accordance with another aspect of the invention, a backside illuminated image sensor comprises a sensor layer implementing a plurality of photosensitive elements of a pixel array, and an oxide layer adjacent a backside surface of the sensor layer. The sensor layer comprises a seed layer and an epitaxial layer formed over the seed layer, with the seed layer having a cross-sectional doping profile in which a designated dopant is substantially confined to a pixel array area of the sensor layer.
- A backside illuminated image sensor in accordance with the invention may be advantageously implemented in a digital camera or other type of imaging device, and provides improved performance in such a device without significantly increasing image sensor die size or cost.
- The above and other objects, features, and advantages of the present invention will become more apparent when taken in conjunction with the following description and drawings wherein identical reference numerals have been used, where possible, to designate identical features that are common to the figures, and wherein:
-
FIG. 1 is a block diagram of a digital camera having a backside illuminated image sensor configured in accordance with an illustrative embodiment of the invention; -
FIG. 2 shows cross-sectional views of portions of a backside illuminated image sensor at various steps in an exemplary process for forming such an image sensor, illustrating a technique for forming a doped silicon seed layer; -
FIG. 3 shows cross-sectional views of portions of a backside illuminated image sensor at various steps in an exemplary process for forming such an image sensor, in accordance with an illustrative embodiment of the invention; and -
FIG. 4 is a plan view of an image sensor wafer comprising multiple image sensors formed using the exemplary process ofFIG. 3 . - The present invention will be illustrated herein in conjunction with particular embodiments of digital cameras, backside illuminated image sensors, and processing techniques for forming such image sensors. It should be understood, however, that these illustrative arrangements are presented by way of example only, and should not be viewed as limiting the scope of the invention in any way. Those skilled in the art will recognize that the disclosed arrangements can be adapted in a straightforward manner for use with a wide variety of other types of imaging devices and image sensors.
-
FIG. 1 shows adigital camera 10 in an illustrative embodiment of the invention. In the digital camera, light from a subject scene is input to animaging stage 12. The imaging stage may comprise conventional elements such as a lens, a neutral density filter, an iris and a shutter. The light is focused by theimaging stage 12 to form an image on animage sensor 14, which converts the incident light to electrical signals. Thedigital camera 10 further includes aprocessor 16, amemory 18, adisplay 20, and one or more additional input/output (I/O)elements 22. - Although shown as separate elements in the embodiment of
FIG. 1 , theimaging stage 12 may be integrated with theimage sensor 14, and possibly one or more additional elements of thedigital camera 10, to form a compact camera module. - The
image sensor 14 is assumed in the present embodiment to be a CMOS image sensor, although other types of image sensors may be used in implementing the invention. More particularly, theimage sensor 14 comprises a backside illuminated image sensor that is formed in a manner to be described below in conjunction withFIG. 3 . The image sensor generally comprises a pixel array having a plurality of pixels arranged in rows and columns and may include additional circuitry associated with sampling and readout of the pixel array, such as signal generation circuitry, signal processing circuitry, row and column selection circuitry, etc. This sampling and readout circuitry may comprise, for example, an analog signal processor for processing analog signals read out from the pixel array and an analog-to-digital converter for converting such signals to a digital form. These and other types of circuitry suitable for use in thedigital camera 10 are well known to those skilled in the art and will therefore not be described in detail herein. Portions of the sampling and readout circuitry may be arranged external to the image sensor, or formed integrally with the pixel array, for example, on a common integrated circuit with photodiodes and other elements of the pixel array. - The
image sensor 14 will typically be implemented as a color image sensor having an associated CFA pattern. Examples of CFA patterns that may be used with theimage sensor 14 include those described in the above-cited U.S. Patent Application Publication No. 2007/0024931, although other CFA patterns may be used in other embodiments of the invention. As another example, a conventional Bayer pattern may be used, as disclosed in U.S. Pat. No. 3,971,065, entitled “Color Imaging Array,” which is incorporated by reference herein. - The
processor 16 may comprise, for example, a microprocessor, a central processing unit (CPU), an application-specific integrated circuit (ASIC), a digital signal processor (DSP), or other processing device, or combinations of multiple such devices. Various elements of theimaging stage 12 and theimage sensor 14 may be controlled by timing signals or other signals supplied from theprocessor 16. - The
memory 18 may comprise any type of memory, such as, for example, random access memory (RAM), read-only memory (ROM), Flash memory, disk-based memory, removable memory, or other types of storage elements, in any combination. - Functionality associated with sampling and readout of the pixel array and the processing of corresponding image data may be implemented at least in part in the form of software that is stored in
memory 18 and executed byprocessor 16. - A given image captured by the
image sensor 14 may be stored by theprocessor 16 inmemory 18 and presented ondisplay 20. Thedisplay 20 is typically an active matrix color liquid crystal display (LCD), although other types of displays may be used. The additional I/O elements 22 may comprise, for example, various on-screen controls, buttons or other user interfaces, network interfaces, memory card interfaces, etc. - Additional details regarding the operation of a digital camera of the type shown in
FIG. 1 can be found, for example, in the above-cited U.S. Patent Application Publication No. 2007/0024931. - It is to be appreciated that the digital camera as shown in
FIG. 1 may comprise additional or alternative elements of a type known to those skilled in the art. Elements not specifically shown or described herein may be selected from those known in the art. As noted previously, the present invention may be implemented in a wide variety of other types of digital cameras or imaging devices. Also, as mentioned above, certain aspects of the embodiments described herein may be implemented at least in part in the form of software executed by one or more processing elements of an imaging device. Such software can be implemented in a straightforward manner given the teachings provided herein, as will be appreciated by those skilled in the art. - The
image sensor 14 may be fabricated on a silicon substrate or other type of substrate. In a typical CMOS image sensor, each pixel of the pixel array includes a photodiode and associated circuitry for measuring the light level at that pixel. Such circuitry may comprise, for example, transfer gates, reset transistors, select transistors, output transistors, and other elements, configured in a well-known conventional manner. - As indicated previously, a problem that arises in backside illuminated image sensors formed from SOI image sensor wafers relates to dark current that tends to be generated at an interface between a sensor layer and a buried oxide layer. Techniques for addressing this problem will now be described with reference to
FIGS. 2 and 3 . It should be noted that the cross-sectional views shown in these figures are simplified in order to clearly illustrate various aspects of the present invention, and are not necessarily drawn to scale. A given embodiment may include a variety of other features or elements that are not explicitly illustrated but would be familiar to one skilled in the art as being commonly associated with image sensors of the general type described. - The techniques illustrated in
FIGS. 2 and 3 generally involve processing an image sensor wafer to form a plurality of image sensors each having a pixel array configured for backside illumination. The portion of theimage sensor wafer 200 as shown inFIGS. 2 and 3 generally corresponds to a particular one of the image sensors, and may be viewed as including a pixel array area surrounded by periphery areas. The periphery areas may include or be associated with bond pad areas, or other portions of the image sensor. A separate pixel array area will generally be associated with each of the image sensors formed using the image sensor wafer. - The
image sensor wafer 200 also has a frontside and a backside. As described previously herein, the frontside refers generally to the side of an image sensor on which dielectric layers and associated levels of metallization are formed, while the side having the silicon substrate is referred to as the backside. The terms “frontside” and “backside” will be used herein to denote particular sides of an image sensor wafer or an image sensor formed from such a wafer, as well as sides of particular layers of the image sensor wafer or corresponding image sensor. - As mentioned above, the illustrative embodiments relate to backside illuminated image sensors, that is, image sensors in which light from a subject scene is incident on the photodiodes or other photosensitive elements of the pixel array from a backside of the sensor.
- It should be noted that terms such as “on” or “over” when used in conjunction with layers of an image sensor wafer or corresponding image sensor are intended to be construed broadly, and therefore should not be interpreted to preclude the presence of one or more intervening layers or other intervening image sensor features or elements. Thus, a given layer that is described herein as being formed on or formed over another layer may be separated from the latter layer by one or more additional layers.
- The
image sensor wafer 200 shown inFIGS. 2 and 3 is an example of a silicon-on-insulator (SOI) wafer. Alternative embodiments of the invention may utilize other types of wafers to form backside illuminated image sensors, such as, for example, epitaxial wafers or bulk semiconductor wafers that do not include a buried oxide layer, although an SOI wafer generally provides a smoother surface for backside processing. -
FIG. 2 shows one possible wafer level process for forming a doped silicon seed layer on a frontside surface of a buried oxide layer of theimage sensor wafer 200. The process includes steps denoted (1), (2) and (3). - Step (1) shows a starting SOI
image sensor wafer 200 comprising asilicon substrate 202, a buried oxide (BOX)layer 204 formed on the substrate, and asilicon seed layer 205 formed on the buried oxide layer. As indicated above, various layers of the image sensor wafer may be described herein as having frontside and backside surfaces. For example, the buriedoxide layer 204 has afrontside surface 204F and abackside surface 204B. - In step (2), in-situ doping of the
silicon seed layer 205 is performed to form an N+silicon seed layer 205′ as shown. An N+ silicon seed layer is used if the pixel array is based on p-type metal-oxide-semiconductor (PMOS) circuitry, while a P+ silicon seed layer would be used if the pixel array is based on n-type metal-oxide-semiconductor (NMOS) circuitry. For this example, PMOS circuitry is assumed, and thus the doped silicon seed layer is an N+ silicon seed layer as mentioned previously. - In step (3), a
silicon epitaxial layer 210 is grown over the N+silicon seed layer 205′ and a number ofwells 212 are formed in the silicon epitaxial layer. Thewells 212 are generally formed in a portion of the image sensor wafer corresponding to a periphery area of a given image sensor, rather than in a pixel array area of the sensor. - The process illustrated in
FIG. 2 can provide a reduction in dark current at the interface between a sensor layer and a buried oxide layer in a backside illuminated image sensor. However, we have discovered that this particular technique may result in the shorting of theperipheral wells 212 to the N+silicon seed layer 205′ and to each other, as is illustrated in step (3) of the figure. Although such shorting of peripheral wells can be prevented by increasing the thickness of thesilicon epitaxial layer 210, this can undesirably increase the crosstalk between adjacent photodiodes of the pixel array to be formed in theepitaxial layer 210. -
FIG. 3 shows a wafer level process for forming a backside illuminated image sensor that reduces dark current, but also avoids shorting of peripheral wells without substantially increasing epitaxial layer thickness. The process includes steps denoted (1) through (10). - It should be noted that the image sensor formation process to be described will focus on the formation of a doped silicon seed layer on an image sensor wafer. Other aspects of image sensor formation, such as the formation of photodiodes and associated circuitry of the pixel array in a sensor layer of the image sensor wafer, and the formation of additional features, such as circuitry, conductors, bond pads and so on, may be implemented using conventional techniques that are familiar to one skilled in the art.
- Step (1) again shows starting SOI
image sensor wafer 200 comprisingsilicon substrate 202, buriedoxide layer 204 formed on the substrate, andsilicon seed layer 205 formed on the buried oxide layer. The silicon seed layer in this embodiment may have a thickness of about 50 Angstroms to about 0.2 micrometers (μm). - In step (2), a
sacrificial oxide layer 300 is formed over thesilicon seed layer 205. The sacrificial oxide layer in this embodiment may have a thickness of about 50 Angstroms to about 200 Angstroms. - In step (3), alignment marks 302 are patterned and formed, which will generally involve lithography operations such as photoresist deposition followed by exposing, developing and etching. The alignment marks are patterned in accordance with a desired alignment mark pattern, which will generally depend upon the particular type of lithography equipment being used to process the image sensor wafer. In this example, the alignment marks 302 extend through the
sacrificial oxide layer 300 and theseed layer 205, to an underlying frontside surface of the buriedoxide layer 204. - The alignment marks may comprise polysilicon. Advantageous techniques for forming polysilicon alignment marks of this type in a backside illuminated image sensor are disclosed in the above-cited U.S. patent application Kodak Docket No. 94870. In one embodiment disclosed therein, alignment mark openings are etched to expose an underlying frontside surface of a buried oxide layer, and polysilicon alignment marks are formed by epitaxial growth on the exposed surface of the buried oxide layer through the openings.
- In step (4), any remaining photoresist from the patterning of the alignment marks 302 is stripped from the
sacrificial oxide layer 300. In step (5), aphotoresist 304 is deposited over thesacrificial oxide layer 300 and patterned in alignment with the alignment marks 302 to expose apixel array area 305. Thepixel array area 305 is associated with a given image sensor to be formed from the image sensor wafer, while periphery areas of the given image sensor remain unexposed and covered by the photoresist. Alternative embodiments may utilize techniques other than deposition and patterning of photoresist to expose pixel array areas of the image sensor wafer. - In step (6), a dopant is implanted into the
seed layer 205 in the exposedpixel array area 305. The dopant in this example is an n-type dopant, namely arsenic, although other n-type dopants, such as phosphorus, may be used in other embodiments. As indicated above, an n-type dopant is used for a pixel array that is based on PMOS circuitry, while a p-type dopant would be used for a pixel array based on NMOS circuitry. Exemplary p-type dopants include boron and indium. Again, PMOS circuitry is assumed for this example, and thus the dopant is an n-type dopant. The dopant concentration for the seed layer implant may be greater than or equal to about 5×10′4 atoms/cm3, although other dopant concentrations may be used in other embodiments. - In the arrangement illustrated in the figure, step (6) involves implanting the dopant through the
sacrificial oxide layer 300 and into theseed layer 205 in the exposedpixel array area 305. Other embodiments may involve, for example, etching an opening in the sacrificial oxide layer in the exposed pixel array area and implanting the dopant through the etched opening into the seed layer. The latter etched opening approach may be used to provide a greater implant depth than that which can be achieved by implanting through the sacrificial oxide layer. Thesilicon seed layer 205 after completion of the doping operation will be denoted herein as dopedsilicon seed layer 310. - In step (7), any remaining portions of the
photoresist 304 are stripped from thesacrificial oxide layer 300. - In step (8), the upper surface of the wafer is cleaned, and then annealed to repair any damage.
- In step (9), the
sacrificial oxide layer 300 is removed. - It can be seen from the figure that the doped
silicon seed layer 310 at the completion of these steps has a cross-sectional doping profile in which the n-type dopant, arsenic in this example, is substantially confined to thepixel array area 305. Thus, the dopedsilicon seed layer 310 comprisesundoped portions 312 in the periphery areas of the given image sensor and an N+doped portion 314 in the pixel array area of the given image sensor. This backside doping profile serves to reduce the dark current at the interface with the buriedoxide layer 204, while avoiding peripheral well shorting of the type previously described in conjunction withFIG. 2 . - In step (10), a
silicon epitaxial layer 320 is grown over the dopedsilicon seed layer 310 that includesundoped portions 312 and N+doped portion 314. The resulting image sensor wafer includes asensor layer 330 comprising the dopedsilicon seed layer 310 and thesilicon epitaxial layer 320. The epitaxial layer may be grown to a thickness of about 1 μm to 20 μm. - Subsequent processing operations may involve, for example, forming portions of a
pixel array 340 comprising photodiodes or otherphotosensitive elements 342 in theepitaxial layer 320. Such elements are formed in direct or indirect alignment with the alignment marks 302. - Although not shown in the figure, further processing operations are applied to the image sensor wafer to produce a plurality of backside illuminated image sensors including the
image sensor 14 ofdigital camera 10. By way of illustrative example, these additional operations may include forming at least one dielectric layer on a frontside surface of theepitaxial layer 320. The dielectric layer in this embodiment may comprise multiple layers of dielectric material and may include, for example, an interlayer dielectric (ILD) and an intermetal dielectric (IMD) that separates multiple levels of metallization. Various image sensor features such as interconnects, gates or other circuitry elements may be formed within the dielectric layer using conventional techniques. Other embodiments may comprise multiple dielectric layers, possibly separated from one another by one or more intervening layers. The dielectric layers and other layers formed in the further processing operations are also aligned either directly or indirectly to the alignment marks 302. - After formation of the dielectric layer, a handle wafer is attached to a frontside surface of the dielectric layer. The handle wafer may be attached using, for example, low temperature oxide-to-oxide bonding.
- The
substrate 202 is then removed to expose a backside surface of the buriedoxide layer 204. The substrate may be removed using, for example, grinding, polishing or etching techniques, in any combination. Typically, the substrate is removed in its entirety, exposing the buriedoxide layer 204 at the backside of the wafer. In an alternative embodiment, such as one involving an epitaxial or bulk semiconductor wafer, the substrate may be thinned rather than completely removed. - Following removal of the substrate, the structure is flipped over and CFAs and associated microlenses are formed in a CFA layer on the backside surface of the buried
oxide layer 204. The handle wafer serves as a substrate, providing support for the structure after the removal of theoriginal substrate 202. Generally, each of the pixel arrays of the image sensor wafer has a corresponding CFA which includes color filter elements that are arranged over respectivephotosensitive elements 342 of thesensor layer 330. - The resulting processed image sensor wafer is then diced into a plurality of image sensors configured for backside illumination, one of which is the
image sensor 14 indigital camera 10. The wafer dicing operation will be described in greater detail below in conjunction withFIG. 4 . The handle wafer in this embodiment is not removed prior to dicing, but instead serves as a permanent handle wafer, portions of which remain part of respective ones of the image sensors that are separated from one another in the dicing operation. - In an alternative embodiment, a temporary carrier wafer may be used in place of the handle wafer. The temporary carrier wafer may be attached using epoxy or another suitable adhesive. After attachment of the temporary carrier wafer, the
substrate 202 is removed as described above. A transparent cover sheet comprising transparent covers overlying respective ones of the CFAs may then be attached to the backside surface of the image sensor wafer prior to removing the temporary carrier wafer. Each such glass cover may comprise a central cavity arranged over its corresponding CFA and further comprise peripheral supports secured to the backside surface of theoxide layer 204 via epoxy. The transparent cover sheet may be formed of glass or another transparent material. Such a cover sheet may be attached to the wafer as a single sheet which is divided into separate covers when the image sensors are diced from the wafer. Further details regarding the use of a temporary carrier wafer and transparent cover sheet may be found in the above-cited U.S. patent application Kodak Docket No. 94872. However, it is to be appreciated that use of such elements and associated processing operations is not a requirement of the present invention. - Other illustrative operations that may be performed in a given embodiment of the invention include, for example, the formation of redistribution layer (RDL) conductors, the formation of a passivation layer, and formation of contact metallizations.
- As indicated above, the processing operations illustrated in
FIG. 3 are wafer level processing operations applied to an image sensor wafer.FIG. 4 shows a plan view of animage sensor wafer 400 comprising a plurality ofimage sensors 402. Theimage sensors 402 are formed through wafer level processing of theimage sensor wafer 400 as described in conjunction withFIG. 3 . The image sensors are then separated from one another by dicing the wafer along dicinglines 404. A given one of theimage sensors 402 corresponds to imagesensor 14 indigital camera 10 ofFIG. 1 . - The above-described illustrative embodiments advantageously provide an improved processing arrangement for forming a backside illuminated image sensor. For example, the
FIG. 3 process produces an arrangement in which the dopedseed layer 310 is configured to reduce dark side current at the interface between thesensor layer 330 and the buriedoxide layer 204 without shorting of peripheral wells or undue thickening of theepitaxial layer 320. This provides a backside illuminated image sensor that exhibits improved performance in terms of an enhanced ability to detect incident light. - The invention has been described in detail with particular reference to certain illustrative embodiments thereof, but it will be understood that variations and modifications can be effected within the scope of the invention as set forth in the appended claims. For example, the invention can be implemented in other types of image sensors and digital imaging devices, using alternative materials, wafers, layers, process steps, etc. Thus, various process parameters such as layer thicknesses and dopant concentrations described in conjunction with the illustrative embodiments can be varied in alternative embodiments. These and other alternative embodiments will be readily apparent to those skilled in the art.
-
-
- 10 digital camera
- 12 imaging stage
- 14 backside illuminated image sensor
- 16 processor
- 18 memory
- 20 display
- 22 input/output (I/O) elements
- 200 image sensor wafer
- 202 substrate
- 204 buried oxide (BOX) layer
- 204B buried oxide layer backside surface
- 204F buried oxide layer frontside surface
- 205 seed layer
- 205′ doped seed layer
- 210 epitaxial layer
- 212 wells
- 300 sacrificial oxide layer
- 302 alignment marks
- 304 photoresist
- 305 pixel array area
- 310 doped seed layer
- 312 undoped portion of seed layer
- 314 doped portion of seed layer
- 320 epitaxial layer
- 330 sensor layer
- 340 pixel array
- 342 photosensitive elements
- 400 image sensor wafer
- 402 image sensors
- 404 dicing lines
Claims (8)
1. An image sensor having a pixel array configured for backside illumination, comprising:
a sensor layer comprising a plurality of photosensitive elements of the pixel array; and
an oxide layer adjacent a backside surface of the sensor layer;
wherein the sensor layer comprises a seed layer and an epitaxial layer formed over the seed layer, the seed layer having a cross-sectional doping profile in which a designated dopant is substantially confined to a pixel array area of the sensor layer.
2. The image sensor of claim 1 wherein the dopant is an n-type dopant comprising one of arsenic and phosphorus.
3. The image sensor of claim 1 wherein the dopant is a p-type dopant comprising one of boron and indium.
4. The image sensor of claim 1 wherein the dopant is implanted into the seed layer through a sacrificial oxide layer that is formed over the seed layer and removed prior to formation of the epitaxial layer over the seed layer.
5. The image sensor of claim 1 wherein the dopant is implanted into the seed layer through an opening etched in a sacrificial oxide layer in the pixel array area and wherein the sacrificial oxide layer is removed prior to formation of the epitaxial layer over the seed layer.
6. The mage sensor of claim 1 wherein said image sensor comprises a CMOS image sensor.
7. A digital imaging device comprising:
an image sensor having a pixel array configured for backside illumination; and
one or more processing elements configured to process outputs of the image sensor to generate a digital image;
wherein said image sensor comprises:
a sensor layer comprising a plurality of photosensitive elements of the pixel array; and
an oxide layer adjacent a backside surface of the sensor layer;
wherein the sensor layer comprises a seed layer and an epitaxial layer formed over the seed layer, the seed layer having a cross-sectional doping profile in which a designated dopant is substantially confined to a pixel array area of the sensor layer.
8. The digital imaging device of claim 7 wherein said imaging device comprises a digital camera.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/012,843 US20110115957A1 (en) | 2008-07-09 | 2011-01-25 | Backside illuminated image sensor with reduced dark current |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/169,723 US7915067B2 (en) | 2008-07-09 | 2008-07-09 | Backside illuminated image sensor with reduced dark current |
US13/012,843 US20110115957A1 (en) | 2008-07-09 | 2011-01-25 | Backside illuminated image sensor with reduced dark current |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/169,723 Division US7915067B2 (en) | 2008-07-09 | 2008-07-09 | Backside illuminated image sensor with reduced dark current |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110115957A1 true US20110115957A1 (en) | 2011-05-19 |
Family
ID=41061247
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/169,723 Active 2028-08-28 US7915067B2 (en) | 2008-07-09 | 2008-07-09 | Backside illuminated image sensor with reduced dark current |
US13/012,843 Abandoned US20110115957A1 (en) | 2008-07-09 | 2011-01-25 | Backside illuminated image sensor with reduced dark current |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/169,723 Active 2028-08-28 US7915067B2 (en) | 2008-07-09 | 2008-07-09 | Backside illuminated image sensor with reduced dark current |
Country Status (7)
Country | Link |
---|---|
US (2) | US7915067B2 (en) |
EP (1) | EP2304796A1 (en) |
JP (1) | JP2011527827A (en) |
KR (1) | KR20110038133A (en) |
CN (1) | CN102077350A (en) |
TW (1) | TW201010070A (en) |
WO (1) | WO2010005490A1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090021588A1 (en) * | 2007-07-20 | 2009-01-22 | Border John N | Determining and correcting for imaging device motion during an exposure |
US20090303377A1 (en) * | 2008-06-04 | 2009-12-10 | Meisenzahl Eric J | Image sensors with improved angle response |
US20100302418A1 (en) * | 2009-05-28 | 2010-12-02 | Adams Jr James E | Four-channel color filter array interpolation |
US8119435B2 (en) | 2008-07-09 | 2012-02-21 | Omnivision Technologies, Inc. | Wafer level processing for backside illuminated image sensors |
US8139130B2 (en) | 2005-07-28 | 2012-03-20 | Omnivision Technologies, Inc. | Image sensor with improved light sensitivity |
US8194296B2 (en) | 2006-05-22 | 2012-06-05 | Omnivision Technologies, Inc. | Image sensor with improved light sensitivity |
US8274715B2 (en) | 2005-07-28 | 2012-09-25 | Omnivision Technologies, Inc. | Processing color and panchromatic pixels |
US8416339B2 (en) | 2006-10-04 | 2013-04-09 | Omni Vision Technologies, Inc. | Providing multiple video signals from single sensor |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7915067B2 (en) * | 2008-07-09 | 2011-03-29 | Eastman Kodak Company | Backside illuminated image sensor with reduced dark current |
US8224082B2 (en) * | 2009-03-10 | 2012-07-17 | Omnivision Technologies, Inc. | CFA image with synthetic panchromatic image |
US8068153B2 (en) * | 2009-03-27 | 2011-11-29 | Omnivision Technologies, Inc. | Producing full-color image using CFA image |
US8045024B2 (en) * | 2009-04-15 | 2011-10-25 | Omnivision Technologies, Inc. | Producing full-color image with reduced motion blur |
US8203633B2 (en) * | 2009-05-27 | 2012-06-19 | Omnivision Technologies, Inc. | Four-channel color filter array pattern |
US8125546B2 (en) * | 2009-06-05 | 2012-02-28 | Omnivision Technologies, Inc. | Color filter array pattern having four-channels |
US8253832B2 (en) * | 2009-06-09 | 2012-08-28 | Omnivision Technologies, Inc. | Interpolation for four-channel color filter array |
US8999798B2 (en) * | 2009-12-17 | 2015-04-07 | Applied Materials, Inc. | Methods for forming NMOS EPI layers |
JP5870478B2 (en) * | 2010-09-30 | 2016-03-01 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
CN102299164A (en) * | 2011-09-13 | 2011-12-28 | 上海中科高等研究院 | Image sensor and manufacturing method thereof |
US8760543B2 (en) | 2011-09-26 | 2014-06-24 | Truesense Imaging, Inc. | Dark reference in CCD image sensors |
US9099389B2 (en) * | 2012-02-10 | 2015-08-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for reducing stripe patterns |
JP2014022448A (en) * | 2012-07-13 | 2014-02-03 | Toshiba Corp | Solid-state imaging device |
WO2014164926A1 (en) * | 2013-03-11 | 2014-10-09 | The Regents Of The University Of California | Portable transcutaneous magnetic stimulator and systems and methods of use thereof |
CN117293156B (en) * | 2023-11-27 | 2024-02-20 | 合肥晶合集成电路股份有限公司 | Deep trench preparation method and image sensor |
Citations (91)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2446791A (en) * | 1946-06-11 | 1948-08-10 | Rca Corp | Color television tube |
US2508267A (en) * | 1945-10-26 | 1950-05-16 | Du Mont Allen B Lab Inc | Color television |
US2884483A (en) * | 1955-03-09 | 1959-04-28 | Grimson Color Inc | Color image pick up apparatus |
US3725572A (en) * | 1970-12-26 | 1973-04-03 | Sony Corp | Color television camera |
US3971065A (en) * | 1975-03-05 | 1976-07-20 | Eastman Kodak Company | Color imaging array |
US4047203A (en) * | 1976-05-12 | 1977-09-06 | Eastman Kodak Company | Color imaging array |
US4121244A (en) * | 1975-10-24 | 1978-10-17 | Matsushita Electric Industrial Co., Ltd. | Solid state color imaging apparatus |
US4390895A (en) * | 1980-10-07 | 1983-06-28 | Tokyo Shibaura Denki Kabushiki Kaisha | Color image pick-up apparatus |
US4437112A (en) * | 1980-02-15 | 1984-03-13 | Canon Kabushiki Kaisha | Solid-state color imaging apparatus |
US4663661A (en) * | 1985-05-23 | 1987-05-05 | Eastman Kodak Company | Single sensor color video camera with blurring filter |
US4823186A (en) * | 1986-12-19 | 1989-04-18 | Fuji Photo Film Co., Ltd. | Color video signal generating device using monochrome and color image sensors having different resolutions to form a luminance signal |
US4896207A (en) * | 1988-06-17 | 1990-01-23 | Eastman Kodak Company | Color imaging apparatus employing a horizontal stripe color filter to reduce rise-time artifacts |
US4962419A (en) * | 1989-02-13 | 1990-10-09 | Eastman Kodak Company | Detail processing method and apparatus providing uniform processing of horizontal and vertical detail components |
US5018006A (en) * | 1985-10-31 | 1991-05-21 | Canon Kabushiki Kaisha | Multi-plate type image pickup apparatus having picture elements for producing color and luminance signals |
US5227313A (en) * | 1992-07-24 | 1993-07-13 | Eastman Kodak Company | Process for making backside illuminated image sensors |
US5244817A (en) * | 1992-08-03 | 1993-09-14 | Eastman Kodak Company | Method of making backside illuminated image sensors |
US5323233A (en) * | 1990-07-31 | 1994-06-21 | Canon Kabushiki Kaisha | Image signal processing apparatus having a color filter with offset luminance filter elements |
US5506619A (en) * | 1995-03-17 | 1996-04-09 | Eastman Kodak Company | Adaptive color plan interpolation in single sensor color electronic camera |
US5629734A (en) * | 1995-03-17 | 1997-05-13 | Eastman Kodak Company | Adaptive color plan interpolation in single sensor color electronic camera |
US5631703A (en) * | 1996-05-29 | 1997-05-20 | Eastman Kodak Company | Particular pattern of pixels for a color filter array which is used to derive luminance and chrominance values |
US5652621A (en) * | 1996-02-23 | 1997-07-29 | Eastman Kodak Company | Adaptive color plane interpolation in single sensor color electronic camera |
US5914749A (en) * | 1998-03-31 | 1999-06-22 | Intel Corporation | Magenta-white-yellow (MWY) color system for digital image sensor applications |
US5969365A (en) * | 1995-06-08 | 1999-10-19 | Fujitsu Limited | Charged-particle-beam exposure device and charged-particle-beam exposure method |
US5969388A (en) * | 1995-11-21 | 1999-10-19 | Citizen Watch Co., Ltd. | Mos device and method of fabricating the same |
US6011875A (en) * | 1998-04-29 | 2000-01-04 | Eastman Kodak Company | Process for enhancing the spatial resolution of multispectral imagery using pan-sharpening |
US6097835A (en) * | 1997-07-23 | 2000-08-01 | Lockheed Martin Corporation | Projective pan sharpening methods and apparatus |
US6168965B1 (en) * | 1999-08-12 | 2001-01-02 | Tower Semiconductor Ltd. | Method for making backside illuminated image sensor |
US6243133B1 (en) * | 1997-03-07 | 2001-06-05 | Eastman Kodak Company | Method for automatic scene balance of digital images |
US6429036B1 (en) * | 1999-01-14 | 2002-08-06 | Micron Technology, Inc. | Backside illumination of CMOS image sensor |
US6441848B1 (en) * | 2000-05-19 | 2002-08-27 | Damon L. Tull | Preventing blur caused by motion of the subject in a digital image |
US6476865B1 (en) * | 2001-03-07 | 2002-11-05 | Eastman Kodak Company | Sparsely sampled image sensing device with color and luminance photosites |
US20030210332A1 (en) * | 2002-05-08 | 2003-11-13 | Frame Wayne W. | One chip, low light level color camera |
US20040007722A1 (en) * | 2000-03-17 | 2004-01-15 | Tadashi Narui | Image sensor, method of fabricating the same, and exposure apparatus, measuring device, alignment device, and aberration measuring device using the image sensor |
US20040046881A1 (en) * | 2001-04-12 | 2004-03-11 | Nikon Corporation | Imaging device |
US20040094784A1 (en) * | 2002-11-14 | 2004-05-20 | Howard Rhodes | Isolation process and structure for CMOS imagers |
US20040207823A1 (en) * | 2003-04-16 | 2004-10-21 | Alasaarela Mikko Petteri | 2D/3D data projector |
US20040227456A1 (en) * | 2003-05-15 | 2004-11-18 | Olympus Corporation | Display apparatus |
US20050057801A1 (en) * | 2003-09-11 | 2005-03-17 | Bushnell Performance Optics | Talking telescope |
US20050104148A1 (en) * | 2003-11-17 | 2005-05-19 | Sony Corporation | Solid-state imaging device and method of manufacturing solid-state imaging device background of the invention |
US20050110002A1 (en) * | 2003-11-25 | 2005-05-26 | Canon Kabushiki Kaisha | Photoelectric conversion apparatus and image pickup system using photoelectric conversion apparatus |
US20050128586A1 (en) * | 1992-06-11 | 2005-06-16 | Sedlmayr Steven R. | High efficiency electromagnetic beam projector, and systems and methods for implementation thereof |
US20050221541A1 (en) * | 2003-06-25 | 2005-10-06 | Metzler Richard A | Ultra thin back-illuminated photodiode array fabrication methods |
US20060017829A1 (en) * | 2004-07-21 | 2006-01-26 | Gallagher Paul K | Rod and cone response sensor |
US20060017837A1 (en) * | 2004-07-22 | 2006-01-26 | Sightic Vista Ltd. | Enhancing digital photography |
US20060033129A1 (en) * | 2004-08-16 | 2006-02-16 | Chandra Mouli | Low dark current image sensors with epitaxial SiC and/or carbonated channels for array transistors |
US20060043438A1 (en) * | 2003-10-31 | 2006-03-02 | Paige Holm | Integrated photoserver for CMOS imagers |
US20060068586A1 (en) * | 2004-09-17 | 2006-03-30 | Bedabrata Pain | Method for implementation of back-illuminated CMOS or CCD imagers |
US20060119710A1 (en) * | 2002-06-21 | 2006-06-08 | Moshe Ben-Ezra | Systems and methods for de-blurring motion blurred images |
US20060139245A1 (en) * | 2004-12-27 | 2006-06-29 | Tooru Sugiyama | Projection video display apparatus and brightness adjustment method therefor |
US20060186560A1 (en) * | 2005-02-11 | 2006-08-24 | Pradyumna Swain | Back-illuminated imaging device and method of fabricating same |
US20060187308A1 (en) * | 2005-02-23 | 2006-08-24 | Lim Suk H | Method for deblurring an image |
US20070024931A1 (en) * | 2005-07-28 | 2007-02-01 | Eastman Kodak Company | Image sensor with improved light sensitivity |
US20070024879A1 (en) * | 2005-07-28 | 2007-02-01 | Eastman Kodak Company | Processing color and panchromatic pixels |
US20070024934A1 (en) * | 2005-07-28 | 2007-02-01 | Eastman Kodak Company | Interpolation of panchromatic and color pixels |
US20070046807A1 (en) * | 2005-08-23 | 2007-03-01 | Eastman Kodak Company | Capturing images under varying lighting conditions |
US20070076269A1 (en) * | 2005-10-03 | 2007-04-05 | Konica Minolta Photo Imaging, Inc. | Imaging unit and image sensor |
US20070127040A1 (en) * | 2005-10-13 | 2007-06-07 | Sorin Davidovici | System and method for a high performance color filter mosaic array |
US20070138588A1 (en) * | 2005-12-16 | 2007-06-21 | Icemos Technology Corporation | Backlit Photodiode and Method of Manufacturing a Backlit Photodiode |
US7239342B2 (en) * | 2003-02-14 | 2007-07-03 | Minolta Co., Ltd. | Image processing apparatus and method |
US20070159542A1 (en) * | 2006-01-12 | 2007-07-12 | Gang Luo | Color filter array with neutral elements and color image formation |
US20070177236A1 (en) * | 2006-01-27 | 2007-08-02 | Eastman Kodak Company | Image sensor with improved light sensitivity |
US20070194397A1 (en) * | 2006-02-17 | 2007-08-23 | Adkisson James W | Photo-sensor and pixel array with backside illumination and method of forming the photo-sensor |
US20070223831A1 (en) * | 2006-03-22 | 2007-09-27 | Arcsoft, Inc. | Image Deblur Based on Two Images |
US20070235829A1 (en) * | 2005-02-11 | 2007-10-11 | Levine Peter A | Dark Current Reduction in Back-Illuminated Imaging Sensors and Method of Fabricating Same |
US20070262296A1 (en) * | 2006-05-11 | 2007-11-15 | Matthias Bauer | Photodetectors employing germanium layers |
US7298922B1 (en) * | 2004-07-07 | 2007-11-20 | Lockheed Martin Corporation | Synthetic panchromatic imagery method and system |
US7315014B2 (en) * | 2005-08-30 | 2008-01-01 | Micron Technology, Inc. | Image sensors with optical trench |
US20080012969A1 (en) * | 2006-05-15 | 2008-01-17 | Masanori Kasai | Image Pickup Apparatus, Image Processing Method, and Computer Program |
US20080038864A1 (en) * | 2006-08-10 | 2008-02-14 | Gil-Sang Yoo | Method of Manufacturing Image Sensor |
US7340099B2 (en) * | 2003-01-17 | 2008-03-04 | University Of New Brunswick | System and method for image fusion |
US20080128598A1 (en) * | 2006-03-31 | 2008-06-05 | Junichi Kanai | Imaging device camera system and driving method of the same |
US20080130991A1 (en) * | 2006-11-30 | 2008-06-05 | O'brien Michele | Processing images having color and panchromatic pixels |
US20080165815A1 (en) * | 2007-01-09 | 2008-07-10 | Seiko Epson Corporation | Light source device, projector device, monitor device, and lighting device |
US20080211943A1 (en) * | 2007-01-05 | 2008-09-04 | Yoshitaka Egawa | Solid-state image pickup device |
US20080218597A1 (en) * | 2007-03-06 | 2008-09-11 | Sony Corporation | Solid-state imaging device and imaging apparatus |
US20090016390A1 (en) * | 2007-07-12 | 2009-01-15 | Seiko Epson Corporation | Light source device, image display apparatus, and monitor apparatus |
US20090021612A1 (en) * | 2007-07-20 | 2009-01-22 | Hamilton Jr John F | Multiple component readout of image sensor |
US20090021588A1 (en) * | 2007-07-20 | 2009-01-22 | Border John N | Determining and correcting for imaging device motion during an exposure |
US20090096991A1 (en) * | 2007-10-11 | 2009-04-16 | Hon Hai Precision Industry Co., Ltd. | Stereo projection optical system |
US20090121306A1 (en) * | 2004-12-24 | 2009-05-14 | Yoshitaka Ishikawa | Photodiode Array |
US20090141242A1 (en) * | 2007-11-30 | 2009-06-04 | Silverstein Barry D | Stereo projection apparatus using polarized solid state light sources |
US20090167893A1 (en) * | 2007-03-05 | 2009-07-02 | Fotonation Vision Limited | RGBW Sensor Array |
US20090179995A1 (en) * | 2008-01-16 | 2009-07-16 | Sanyo Electric Co., Ltd. | Image Shooting Apparatus and Blur Correction Method |
US20090206377A1 (en) * | 2008-02-19 | 2009-08-20 | Pradyumna Kumar Swain | Method and device for reducing crosstalk in back illuminated imagers |
US20090290043A1 (en) * | 2008-05-22 | 2009-11-26 | Panavision Imaging, Llc | Sub-Pixel Array Optical Sensor |
US20100006908A1 (en) * | 2008-07-09 | 2010-01-14 | Brady Frederick T | Backside illuminated image sensor with shallow backside trench for photodiode isolation |
US20100006963A1 (en) * | 2008-07-09 | 2010-01-14 | Brady Frederick T | Wafer level processing for backside illuminated sensors |
US20100006909A1 (en) * | 2008-07-09 | 2010-01-14 | Brady Frederick T | Color filter array alignment mark formation in backside illuminated image sensors |
US20100006970A1 (en) * | 2008-07-09 | 2010-01-14 | Brady Frederick T | Backside illuminated image sensor with reduced dark current |
US7706022B2 (en) * | 2006-06-12 | 2010-04-27 | Kabushiki Kaisha Toshiba | Image forming apparatus and image forming method |
US7893976B2 (en) * | 2006-12-01 | 2011-02-22 | Eastman Kodak Company | Light sensitivity in image sensors |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5786236A (en) * | 1996-03-29 | 1998-07-28 | Eastman Kodak Company | Backside thinning using ion-beam figuring |
JP2002237585A (en) * | 2001-02-13 | 2002-08-23 | Sony Corp | Manufacturing method of vertical overflow drain system solid-state imaging element |
JP3722367B2 (en) * | 2002-03-19 | 2005-11-30 | ソニー株式会社 | Manufacturing method of solid-state imaging device |
JP4211696B2 (en) * | 2004-06-30 | 2009-01-21 | ソニー株式会社 | Method for manufacturing solid-state imaging device |
JP3979412B2 (en) * | 2004-09-29 | 2007-09-19 | 株式会社Sumco | Manufacturing method of silicon epitaxial wafer |
US20070052050A1 (en) | 2005-09-07 | 2007-03-08 | Bart Dierickx | Backside thinned image sensor with integrated lens stack |
WO2008118525A1 (en) | 2007-03-27 | 2008-10-02 | Sarnoff Corporation | Method of fabricating back-illuminated imaging sensors |
-
2008
- 2008-07-09 US US12/169,723 patent/US7915067B2/en active Active
-
2009
- 2009-06-25 KR KR1020117003051A patent/KR20110038133A/en not_active Application Discontinuation
- 2009-06-25 WO PCT/US2009/003794 patent/WO2010005490A1/en active Application Filing
- 2009-06-25 EP EP09788837A patent/EP2304796A1/en not_active Withdrawn
- 2009-06-25 JP JP2011517402A patent/JP2011527827A/en active Pending
- 2009-06-25 CN CN2009801249042A patent/CN102077350A/en active Pending
- 2009-07-08 TW TW098123113A patent/TW201010070A/en unknown
-
2011
- 2011-01-25 US US13/012,843 patent/US20110115957A1/en not_active Abandoned
Patent Citations (98)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2508267A (en) * | 1945-10-26 | 1950-05-16 | Du Mont Allen B Lab Inc | Color television |
US2446791A (en) * | 1946-06-11 | 1948-08-10 | Rca Corp | Color television tube |
US2884483A (en) * | 1955-03-09 | 1959-04-28 | Grimson Color Inc | Color image pick up apparatus |
US3725572A (en) * | 1970-12-26 | 1973-04-03 | Sony Corp | Color television camera |
US3971065A (en) * | 1975-03-05 | 1976-07-20 | Eastman Kodak Company | Color imaging array |
US4121244A (en) * | 1975-10-24 | 1978-10-17 | Matsushita Electric Industrial Co., Ltd. | Solid state color imaging apparatus |
US4047203A (en) * | 1976-05-12 | 1977-09-06 | Eastman Kodak Company | Color imaging array |
US4437112A (en) * | 1980-02-15 | 1984-03-13 | Canon Kabushiki Kaisha | Solid-state color imaging apparatus |
US4390895A (en) * | 1980-10-07 | 1983-06-28 | Tokyo Shibaura Denki Kabushiki Kaisha | Color image pick-up apparatus |
US4663661A (en) * | 1985-05-23 | 1987-05-05 | Eastman Kodak Company | Single sensor color video camera with blurring filter |
US5018006A (en) * | 1985-10-31 | 1991-05-21 | Canon Kabushiki Kaisha | Multi-plate type image pickup apparatus having picture elements for producing color and luminance signals |
US4823186A (en) * | 1986-12-19 | 1989-04-18 | Fuji Photo Film Co., Ltd. | Color video signal generating device using monochrome and color image sensors having different resolutions to form a luminance signal |
US4896207A (en) * | 1988-06-17 | 1990-01-23 | Eastman Kodak Company | Color imaging apparatus employing a horizontal stripe color filter to reduce rise-time artifacts |
US4962419A (en) * | 1989-02-13 | 1990-10-09 | Eastman Kodak Company | Detail processing method and apparatus providing uniform processing of horizontal and vertical detail components |
US5323233A (en) * | 1990-07-31 | 1994-06-21 | Canon Kabushiki Kaisha | Image signal processing apparatus having a color filter with offset luminance filter elements |
US20050128586A1 (en) * | 1992-06-11 | 2005-06-16 | Sedlmayr Steven R. | High efficiency electromagnetic beam projector, and systems and methods for implementation thereof |
US5227313A (en) * | 1992-07-24 | 1993-07-13 | Eastman Kodak Company | Process for making backside illuminated image sensors |
US5244817A (en) * | 1992-08-03 | 1993-09-14 | Eastman Kodak Company | Method of making backside illuminated image sensors |
US5506619A (en) * | 1995-03-17 | 1996-04-09 | Eastman Kodak Company | Adaptive color plan interpolation in single sensor color electronic camera |
US5629734A (en) * | 1995-03-17 | 1997-05-13 | Eastman Kodak Company | Adaptive color plan interpolation in single sensor color electronic camera |
US5969365A (en) * | 1995-06-08 | 1999-10-19 | Fujitsu Limited | Charged-particle-beam exposure device and charged-particle-beam exposure method |
US5969388A (en) * | 1995-11-21 | 1999-10-19 | Citizen Watch Co., Ltd. | Mos device and method of fabricating the same |
US5652621A (en) * | 1996-02-23 | 1997-07-29 | Eastman Kodak Company | Adaptive color plane interpolation in single sensor color electronic camera |
US5631703A (en) * | 1996-05-29 | 1997-05-20 | Eastman Kodak Company | Particular pattern of pixels for a color filter array which is used to derive luminance and chrominance values |
US6243133B1 (en) * | 1997-03-07 | 2001-06-05 | Eastman Kodak Company | Method for automatic scene balance of digital images |
US6097835A (en) * | 1997-07-23 | 2000-08-01 | Lockheed Martin Corporation | Projective pan sharpening methods and apparatus |
US5914749A (en) * | 1998-03-31 | 1999-06-22 | Intel Corporation | Magenta-white-yellow (MWY) color system for digital image sensor applications |
US6011875A (en) * | 1998-04-29 | 2000-01-04 | Eastman Kodak Company | Process for enhancing the spatial resolution of multispectral imagery using pan-sharpening |
US6429036B1 (en) * | 1999-01-14 | 2002-08-06 | Micron Technology, Inc. | Backside illumination of CMOS image sensor |
US6168965B1 (en) * | 1999-08-12 | 2001-01-02 | Tower Semiconductor Ltd. | Method for making backside illuminated image sensor |
US20040007722A1 (en) * | 2000-03-17 | 2004-01-15 | Tadashi Narui | Image sensor, method of fabricating the same, and exposure apparatus, measuring device, alignment device, and aberration measuring device using the image sensor |
US6441848B1 (en) * | 2000-05-19 | 2002-08-27 | Damon L. Tull | Preventing blur caused by motion of the subject in a digital image |
US6476865B1 (en) * | 2001-03-07 | 2002-11-05 | Eastman Kodak Company | Sparsely sampled image sensing device with color and luminance photosites |
US20040046881A1 (en) * | 2001-04-12 | 2004-03-11 | Nikon Corporation | Imaging device |
US20030210332A1 (en) * | 2002-05-08 | 2003-11-13 | Frame Wayne W. | One chip, low light level color camera |
US7012643B2 (en) * | 2002-05-08 | 2006-03-14 | Ball Aerospace & Technologies Corp. | One chip, low light level color camera |
US20060119710A1 (en) * | 2002-06-21 | 2006-06-08 | Moshe Ben-Ezra | Systems and methods for de-blurring motion blurred images |
US20040094784A1 (en) * | 2002-11-14 | 2004-05-20 | Howard Rhodes | Isolation process and structure for CMOS imagers |
US7340099B2 (en) * | 2003-01-17 | 2008-03-04 | University Of New Brunswick | System and method for image fusion |
US7239342B2 (en) * | 2003-02-14 | 2007-07-03 | Minolta Co., Ltd. | Image processing apparatus and method |
US20040207823A1 (en) * | 2003-04-16 | 2004-10-21 | Alasaarela Mikko Petteri | 2D/3D data projector |
US20040227456A1 (en) * | 2003-05-15 | 2004-11-18 | Olympus Corporation | Display apparatus |
US20050221541A1 (en) * | 2003-06-25 | 2005-10-06 | Metzler Richard A | Ultra thin back-illuminated photodiode array fabrication methods |
US20050057801A1 (en) * | 2003-09-11 | 2005-03-17 | Bushnell Performance Optics | Talking telescope |
US20060043438A1 (en) * | 2003-10-31 | 2006-03-02 | Paige Holm | Integrated photoserver for CMOS imagers |
US20050104148A1 (en) * | 2003-11-17 | 2005-05-19 | Sony Corporation | Solid-state imaging device and method of manufacturing solid-state imaging device background of the invention |
US20050110002A1 (en) * | 2003-11-25 | 2005-05-26 | Canon Kabushiki Kaisha | Photoelectric conversion apparatus and image pickup system using photoelectric conversion apparatus |
US7298922B1 (en) * | 2004-07-07 | 2007-11-20 | Lockheed Martin Corporation | Synthetic panchromatic imagery method and system |
US20060017829A1 (en) * | 2004-07-21 | 2006-01-26 | Gallagher Paul K | Rod and cone response sensor |
US20060017837A1 (en) * | 2004-07-22 | 2006-01-26 | Sightic Vista Ltd. | Enhancing digital photography |
US20060033129A1 (en) * | 2004-08-16 | 2006-02-16 | Chandra Mouli | Low dark current image sensors with epitaxial SiC and/or carbonated channels for array transistors |
US20060068586A1 (en) * | 2004-09-17 | 2006-03-30 | Bedabrata Pain | Method for implementation of back-illuminated CMOS or CCD imagers |
US7615808B2 (en) * | 2004-09-17 | 2009-11-10 | California Institute Of Technology | Structure for implementation of back-illuminated CMOS or CCD imagers |
US20090121306A1 (en) * | 2004-12-24 | 2009-05-14 | Yoshitaka Ishikawa | Photodiode Array |
US20060139245A1 (en) * | 2004-12-27 | 2006-06-29 | Tooru Sugiyama | Projection video display apparatus and brightness adjustment method therefor |
US20070235829A1 (en) * | 2005-02-11 | 2007-10-11 | Levine Peter A | Dark Current Reduction in Back-Illuminated Imaging Sensors and Method of Fabricating Same |
US20060186560A1 (en) * | 2005-02-11 | 2006-08-24 | Pradyumna Swain | Back-illuminated imaging device and method of fabricating same |
US20060187308A1 (en) * | 2005-02-23 | 2006-08-24 | Lim Suk H | Method for deblurring an image |
US20070024879A1 (en) * | 2005-07-28 | 2007-02-01 | Eastman Kodak Company | Processing color and panchromatic pixels |
US20070024934A1 (en) * | 2005-07-28 | 2007-02-01 | Eastman Kodak Company | Interpolation of panchromatic and color pixels |
US7830430B2 (en) * | 2005-07-28 | 2010-11-09 | Eastman Kodak Company | Interpolation of panchromatic and color pixels |
US20070024931A1 (en) * | 2005-07-28 | 2007-02-01 | Eastman Kodak Company | Image sensor with improved light sensitivity |
US20070046807A1 (en) * | 2005-08-23 | 2007-03-01 | Eastman Kodak Company | Capturing images under varying lighting conditions |
US7315014B2 (en) * | 2005-08-30 | 2008-01-01 | Micron Technology, Inc. | Image sensors with optical trench |
US20070076269A1 (en) * | 2005-10-03 | 2007-04-05 | Konica Minolta Photo Imaging, Inc. | Imaging unit and image sensor |
US20070127040A1 (en) * | 2005-10-13 | 2007-06-07 | Sorin Davidovici | System and method for a high performance color filter mosaic array |
US20070138588A1 (en) * | 2005-12-16 | 2007-06-21 | Icemos Technology Corporation | Backlit Photodiode and Method of Manufacturing a Backlit Photodiode |
US20070159542A1 (en) * | 2006-01-12 | 2007-07-12 | Gang Luo | Color filter array with neutral elements and color image formation |
US20070177236A1 (en) * | 2006-01-27 | 2007-08-02 | Eastman Kodak Company | Image sensor with improved light sensitivity |
US20070194397A1 (en) * | 2006-02-17 | 2007-08-23 | Adkisson James W | Photo-sensor and pixel array with backside illumination and method of forming the photo-sensor |
US20070223831A1 (en) * | 2006-03-22 | 2007-09-27 | Arcsoft, Inc. | Image Deblur Based on Two Images |
US20080128598A1 (en) * | 2006-03-31 | 2008-06-05 | Junichi Kanai | Imaging device camera system and driving method of the same |
US20070262296A1 (en) * | 2006-05-11 | 2007-11-15 | Matthias Bauer | Photodetectors employing germanium layers |
US20080012969A1 (en) * | 2006-05-15 | 2008-01-17 | Masanori Kasai | Image Pickup Apparatus, Image Processing Method, and Computer Program |
US7706022B2 (en) * | 2006-06-12 | 2010-04-27 | Kabushiki Kaisha Toshiba | Image forming apparatus and image forming method |
US20080038864A1 (en) * | 2006-08-10 | 2008-02-14 | Gil-Sang Yoo | Method of Manufacturing Image Sensor |
US20080130991A1 (en) * | 2006-11-30 | 2008-06-05 | O'brien Michele | Processing images having color and panchromatic pixels |
US7893976B2 (en) * | 2006-12-01 | 2011-02-22 | Eastman Kodak Company | Light sensitivity in image sensors |
US20080211943A1 (en) * | 2007-01-05 | 2008-09-04 | Yoshitaka Egawa | Solid-state image pickup device |
US20080165815A1 (en) * | 2007-01-09 | 2008-07-10 | Seiko Epson Corporation | Light source device, projector device, monitor device, and lighting device |
US20090167893A1 (en) * | 2007-03-05 | 2009-07-02 | Fotonation Vision Limited | RGBW Sensor Array |
US20080218597A1 (en) * | 2007-03-06 | 2008-09-11 | Sony Corporation | Solid-state imaging device and imaging apparatus |
US20090016390A1 (en) * | 2007-07-12 | 2009-01-15 | Seiko Epson Corporation | Light source device, image display apparatus, and monitor apparatus |
US20090021588A1 (en) * | 2007-07-20 | 2009-01-22 | Border John N | Determining and correcting for imaging device motion during an exposure |
US20090021612A1 (en) * | 2007-07-20 | 2009-01-22 | Hamilton Jr John F | Multiple component readout of image sensor |
US20090096991A1 (en) * | 2007-10-11 | 2009-04-16 | Hon Hai Precision Industry Co., Ltd. | Stereo projection optical system |
US20090141242A1 (en) * | 2007-11-30 | 2009-06-04 | Silverstein Barry D | Stereo projection apparatus using polarized solid state light sources |
US20090179995A1 (en) * | 2008-01-16 | 2009-07-16 | Sanyo Electric Co., Ltd. | Image Shooting Apparatus and Blur Correction Method |
US20090206377A1 (en) * | 2008-02-19 | 2009-08-20 | Pradyumna Kumar Swain | Method and device for reducing crosstalk in back illuminated imagers |
US20090290043A1 (en) * | 2008-05-22 | 2009-11-26 | Panavision Imaging, Llc | Sub-Pixel Array Optical Sensor |
US20100006963A1 (en) * | 2008-07-09 | 2010-01-14 | Brady Frederick T | Wafer level processing for backside illuminated sensors |
US20100006909A1 (en) * | 2008-07-09 | 2010-01-14 | Brady Frederick T | Color filter array alignment mark formation in backside illuminated image sensors |
US20100006970A1 (en) * | 2008-07-09 | 2010-01-14 | Brady Frederick T | Backside illuminated image sensor with reduced dark current |
US20100006908A1 (en) * | 2008-07-09 | 2010-01-14 | Brady Frederick T | Backside illuminated image sensor with shallow backside trench for photodiode isolation |
US20110042770A1 (en) * | 2008-07-09 | 2011-02-24 | Brady Frederick T | Wafer level processing for backside illuminated image sensors |
US20110059572A1 (en) * | 2008-07-09 | 2011-03-10 | Brady Frederick T | Backside illuminated image sensor with shallow backside trench for photodiode isolation |
US7915067B2 (en) * | 2008-07-09 | 2011-03-29 | Eastman Kodak Company | Backside illuminated image sensor with reduced dark current |
US8017426B2 (en) * | 2008-07-09 | 2011-09-13 | Omnivision Technologies, Inc. | Color filter array alignment mark formation in backside illuminated image sensors |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8139130B2 (en) | 2005-07-28 | 2012-03-20 | Omnivision Technologies, Inc. | Image sensor with improved light sensitivity |
US8274715B2 (en) | 2005-07-28 | 2012-09-25 | Omnivision Technologies, Inc. | Processing color and panchromatic pixels |
US8330839B2 (en) | 2005-07-28 | 2012-12-11 | Omnivision Technologies, Inc. | Image sensor with improved light sensitivity |
US8711452B2 (en) | 2005-07-28 | 2014-04-29 | Omnivision Technologies, Inc. | Processing color and panchromatic pixels |
US8194296B2 (en) | 2006-05-22 | 2012-06-05 | Omnivision Technologies, Inc. | Image sensor with improved light sensitivity |
US8416339B2 (en) | 2006-10-04 | 2013-04-09 | Omni Vision Technologies, Inc. | Providing multiple video signals from single sensor |
US20090021588A1 (en) * | 2007-07-20 | 2009-01-22 | Border John N | Determining and correcting for imaging device motion during an exposure |
US8896712B2 (en) | 2007-07-20 | 2014-11-25 | Omnivision Technologies, Inc. | Determining and correcting for imaging device motion during an exposure |
US20090303377A1 (en) * | 2008-06-04 | 2009-12-10 | Meisenzahl Eric J | Image sensors with improved angle response |
US8350952B2 (en) | 2008-06-04 | 2013-01-08 | Omnivision Technologies, Inc. | Image sensors with improved angle response |
US8119435B2 (en) | 2008-07-09 | 2012-02-21 | Omnivision Technologies, Inc. | Wafer level processing for backside illuminated image sensors |
US20100302418A1 (en) * | 2009-05-28 | 2010-12-02 | Adams Jr James E | Four-channel color filter array interpolation |
Also Published As
Publication number | Publication date |
---|---|
US7915067B2 (en) | 2011-03-29 |
WO2010005490A1 (en) | 2010-01-14 |
US20100006970A1 (en) | 2010-01-14 |
EP2304796A1 (en) | 2011-04-06 |
CN102077350A (en) | 2011-05-25 |
TW201010070A (en) | 2010-03-01 |
KR20110038133A (en) | 2011-04-13 |
JP2011527827A (en) | 2011-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7915067B2 (en) | Backside illuminated image sensor with reduced dark current | |
US8076170B2 (en) | Backside illuminated image sensor with shallow backside trench for photodiode isolation | |
US8017426B2 (en) | Color filter array alignment mark formation in backside illuminated image sensors | |
US8119435B2 (en) | Wafer level processing for backside illuminated image sensors | |
US8211732B2 (en) | Image sensor with raised photosensitive elements | |
JP4816768B2 (en) | Solid-state imaging device, manufacturing method thereof, and electronic apparatus | |
US7821046B2 (en) | Methods, structures and sytems for an image sensor device for improving quantum efficiency of red pixels | |
US20100148230A1 (en) | Trench isolation regions in image sensors | |
US20100026824A1 (en) | Image sensor with reduced red light crosstalk | |
JP6390759B2 (en) | Solid-state imaging device and electronic apparatus | |
US20100006964A1 (en) | Backside illuminated image sensor having biased conductive layer for increased quantum efficiency |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: OMNIVISION TECHNOLOGIES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:EASTMAN KODAK COMPANY;REEL/FRAME:026227/0213 Effective date: 20110415 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |