US20050174134A1 - Method and apparatus for testing bumped die - Google Patents
Method and apparatus for testing bumped die Download PDFInfo
- Publication number
- US20050174134A1 US20050174134A1 US11/101,220 US10122005A US2005174134A1 US 20050174134 A1 US20050174134 A1 US 20050174134A1 US 10122005 A US10122005 A US 10122005A US 2005174134 A1 US2005174134 A1 US 2005174134A1
- Authority
- US
- United States
- Prior art keywords
- contact
- bump
- substrate
- resist layer
- photo resist
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/073—Multiple probes
- G01R1/07307—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/04—Housings; Supporting members; Arrangements of terminals
- G01R1/0408—Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
- G01R1/0433—Sockets for IC's or transistors
- G01R1/0483—Sockets for un-leaded IC's having matrix type contact fields, e.g. BGA or PGA devices; Sockets for unpackaged, naked chips
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
- G01R31/2831—Testing of materials or semi-finished products, e.g. semiconductor wafers or substrates
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2886—Features relating to contacting the IC under test, e.g. probe heads; chucks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/325—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by abutting or pinching, i.e. without alloying process; mechanical auxiliary parts therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4007—Surface contacts, e.g. bumps
Definitions
- the present invention relates generally to semiconductor manufacturing and, more particularly, to methods for testing semiconductor dice having raised or bumped bond pads. More particularly still, the present invention relates to fabricating and using a testing grid suitable for testing solder balls used for bumped bond pads on an unpackaged semiconductor die.
- a bumped semiconductor die includes bond pads along with bumped solderable material such as a lead-tin alloy. These typically are manufactured from solder balls made of a lead-tin alloy. Bumped dies are often used for flip-chip bonding where the die is mounted face down on the substrate, such as a printed circuit board, and then the die is attached to the substrate by welding or soldering.
- the bumps are formed as balls of materials that are circular in a cross-sectional plane parallel to the face of the die.
- the bumps typically have a diameter of from 50 micrometers ( ⁇ m) to 100 ⁇ m.
- the sides of the bumps typically bow or curve outwardly from a flat top surface.
- the flat top surface forms the actual region of contact with a mating electrode on the printed circuit board or other substrate.
- a temporary electrical connection must be made between the contact locations or bond pads on the die and the external test circuitry associated with the testing apparatus.
- the bond pads provide a connection point for testing an integrated circuit on the die. Likewise, the integrity of each bump must be tested as well.
- a bond pad typically has a metal oxide layer formed over it that must be penetrated to make the ohmic contact.
- Some prior art contact structures such as probe cards, scrape the bond pads and wipe away the oxide layer. This causes excess layer damage to the bond pads.
- Other interconnect structures such as probe tips, may pierce the oxide layer and metal bond pad and leave a deep gouge.
- bond pad integrity testing systems have been developed in the prior art. Typically, these testing systems use optical imaging to determine the integrity of the weld connection on the bumped sites.
- One type of system is a profiling system that uses interferometry with robotic wafer handling to automate the testing step. The testing step develops a profile for measuring solder bump heights.
- the interferometry system does not damage the device in any way, the time required for analyzing each bump location can take from two to four minutes. This type of throughput is unacceptable when a high speed system is necessary.
- a method and apparatus for testing unpackaged semiconductor dice having raised contact locations uses a temporary interconnect wafer that is adapted to establish an electrical connection with the raised ball contact locations on the die without damage to the ball contacts.
- the interconnect wafer is fabricated on a substrate, such as silicon, where contact members are formed in a pattern that matches the size and spacing of the contact locations on the die to be tested.
- the contact members on the interconnect wafer are formed as either pits, troughs, or spike contacts.
- the spike contacts penetrate through the oxide layer formed on the raised ball contact location.
- Conductive traces are provided in both rows and columns and are terminated on the inner edges of the walls of the pits formed in the substrate. This arrangement allows a system to measure the continuity across the bump pad or ball contact locations of the integrated circuit die in order to establish that each ball contact location is properly attached. This also allows the system to test for the presence and quality of the bump or ball contact locations on the particular die being tested.
- FIG. 1 is a schematic cross-sectional diagram of a pit formed in a substrate wherein a solder ball is received;
- FIG. 2 is a cross-sectional perspective schematic view of the pit according to FIG. 1 ;
- FIG. 3 is a top plan view of an array of pits according to that of FIG. 1 having a metal interconnect in a form of rows and columns;
- FIG. 4 is an alternative embodiment of the pit of FIG. 1 wherein raised supports are provided along with sharp blades for penetrating the ball;
- FIG. 5 is an alternative embodiment of the pit of FIG. 1 wherein raised portions are provided for penetrating the solder balls;
- FIG. 6 is an example of a solder ball being out of place and failing to make adequate connection between adjacent metal bonds
- FIG. 7 is an example of when a ball that is too small has been identified
- FIG. 8 is a schematic cross-sectional view of a device under test where mismatched balls are adjacent to one another.
- FIG. 9 is a block diagram of a test apparatus using the bump plate according to FIG. 3 .
- FIG. 1 is a cross-sectional schematic view of a bump plate 10 for testing the connect conductivity and quality of a solder ball on an unpackaged semiconductor die.
- Bump plate 10 is fabricated in a semiconductor substrate 12 , such as, for example, silicon, gallium arsenide, or silicon on sapphire, to name a few.
- a plurality of receiving pits 14 is formed in the surface of substrate 12 .
- Receiving pit 14 can be any desired polygonal or curved shape, but is preferred to be square with four sloped sidewalls 16 .
- Each sidewall 16 is at an angle of 54° from horizontal, conforming to the plane of the surface of the silicon substrate that can be used in fabricating bump plate 10 .
- the surface of the plate is coated with a thin layer insulator of about 200-300 Angstroms (such as Si Oxide) before the metal traces are formed. Electrical connection for testing for the presence of the solder balls on the die is provided by metal traces 18 .
- Metal traces 18 are made from a suitable metal and extend across the surface of substrate 12 and down sidewalls 16 of receiving pit 14 .
- a solder ball or bump 20 can then be positioned within receiving pit 14 and contact all four sloped sidewalls 16 .
- Ball 20 is placed within receiving pit 14 when a die under test is mated with bump plate 10 . Since a metal trace 18 is placed on each sidewall 16 and extends across the surface of substrate 12 to an adjacent receiving pit 14 , an applied electric current can flow through metal traces 18 provided the solder ball 20 contacts both sides of sidewall 16 and metal trace 18 thereon.
- FIG. 2 depicts, in a cross-sectional perspective view, receiving pit 14 prior to the addition of metal trace 18 of FIG. 1 .
- Receiving pit 14 has a substantially flat bottom surface that is non-conductive as well as four adjacent sidewalls 16 , again having the slope angle that naturally slopes 54° in the surface plane of silicon substrate 12 as it is etched.
- the sloped sidewall 16 allows for a spherical ball 20 to seat within receiving pit 14 without damaging the bottom curvature of ball 20 while still contacting metal trace 18 that extends down the slope of sidewall 16 .
- Bump plate 10 has a plurality of receiving pits 14 and is shown in the schematic diagram of FIG. 3 .
- Bump plate 10 actually is an array of receiving pits 14 that is electrically connected in rows and columns using metal traces 18 .
- Horizontal metal traces 18 run across the surface of substrate 12 and down the sloped sidewalls 16 of the receiving pits 14 . It is important that metal traces 18 do not connect with one another within receiving pits 14 .
- As an electric current is placed across each row and down each column in a sequential manner it becomes readily apparent at each receiving pit 14 location whether a ball exists or the connection is of such poor quality as to provide no conduction across the row or down the column. From this information, a grid map of the defects can be established that will allow repair of the missing or poor quality bumped locations at a subsequent repair stage.
- FIG. 4 illustrates a raised contact location 30 for contacting the bottom surface of a solder ball 20 .
- Each raised contact location 30 comprises a set of side bumps 32 that form a valley 36 .
- a plurality of sharpened projections 34 is formed within valley 36 and is designed to pierce the oxide layer formed over ball 20 and can be attached to adjacent metal traces 18 for providing good ohmic contact to adjacent metal traces 18 with ball 20 for testing purposes.
- Contact location 30 can be in the shape of a polygon or circle and can be combined with receiving pits 14 of FIG. 3 .
- FIG. 5 is an alternative embodiment where each receiving pit 14 is replaced with a post trough 40 , which is formed by a plurality of posts 42 to form a polygon, such as a square.
- Posts 42 are formed such that a valley 44 is formed in post trough 40 .
- Metal traces are formed up and down the sides of post 42 , but not connecting one another in the same manner as traces 18 in FIG. 3 .
- post trough 40 can be in the shape of a polygon or circle and can be combined with receiving pits 14 of FIG. 3 or contact locations 30 of FIG. 4 .
- FIGS. 1-5 are capable of testing for various types of solder ball conditions. The most significant is when a missing ball occurs. This is simple to detect in that no current will flow either across the column or down the row when the test current is applied. Other examples are also possible and are illustrated in FIGS. 6, 7 , and 8 .
- FIG. 6 is an example of when a solder ball 20 is off center and only contacts one or two sides of receiving pit 14 , thus preventing a good current signal from passing either across the column or down the row.
- FIG. 7 is an example of a ball 20 too small to touch any sides in receiving pit 14 . In this condition, no current can pass and it is viewed as being that no solder ball is present.
- FIG. 6 is an example of when a solder ball 20 is off center and only contacts one or two sides of receiving pit 14 , thus preventing a good current signal from passing either across the column or down the row.
- FIG. 7 is an example of a ball 20 too small to touch any sides in receiving pit 14 . In this condition,
- a first ball 20 has a first diameter and a second ball 52 has a second diameter, which is much smaller than the first diameter of ball 20 .
- ball 20 is an appropriate size and contacts well with the sides of receiving pit 14 .
- ball 52 is too small to even reach receiving pit 14 , so the current signal test shows it as not being present at all.
- ball 52 is actually the desired size of the balls while ball 20 is an aberration and is much larger than desired. This would also be evident in that many balls would be seen as not being present as the diameter of ball 20 would prevent several adjacent balls from contacting in their respective pits.
- FIG. 9 depicts a test apparatus 54 that uses a bump plate 10 .
- Apparatus 54 comprises a signal processor, such as a computer system 56 , that attaches to a bump plate 10 . Electrical signals or current are passed to bump plate 10 along the rows and columns of the metal traces 18 to establish a test pattern.
- a device under test (DUT) 58 is pressed upon bump plate 10 to match the solder ball pattern to the identical pattern fabricated on bump plate 10 . Once contact is made, the test is begun and the results are obtained more quickly compared to prior art test apparatus using optical or other mechanical means previously described.
- DUT device under test
- the bump die wafer inspection apparatus of the present invention offers the following advantages over the prior art. As the electronic world moves toward stencification miniaturization, better methods for testing these technologies are needed and this solution provides an advancement over those previously available and, using semiconductor fabrication techniques, a bump plate matching a desired solder ball pattern for a particular die can be generated.
- the silicon or other similar substrates serve as a rigid medium, and as a result of this rigidity, they have a fixed dimensional test capability for each bump/ball testing site. This limits its use with regard to the range of the dimensional tolerances that it can test. This is significant in that the bumps, or balls, or both, require tight dimensional tolerances to pass such testing.
- the silicon micro-machining and photolithography processes allow much more precise geometry control than the printed circuit board (PCB) or film technologies found in the prior art. Hence, a more definitive distinction and grading is made for each ball shape and position. Additionally, the present apparatus provides a unique methodology for electronically mapping the failing ball sites and then utilizing this map to direct a repair or rework system to correct each failing site. These operations of testing, mapping, and subsequent repair can be combined in a highly automated in-line process, thus reducing the necessary steps previously required in the prior art of removing the bad boards and sending them to the rework section of the fabrication operation.
- Another advantage is since the semiconductor substrate can be planarized to a uniform flatness compared to the PCB and other processing solutions, less damage is caused to the good solder balls attached to the DUT.
- the invention provides an improved method and system for testing a discrete, unpackaged semiconductor die having raised bond pads.
- specific materials have been described, it is understood that other materials can be utilized.
- the method of the invention has been described with reference to certain specific embodiments as will be apparent to those skilled in the art, modifications can be made without departing from the scope of the invention as defined in the following claims.
Abstract
An apparatus for testing unpackaged semiconductor dice having raised ball contact locations is disclosed. The apparatus uses a temporary interconnect wafer that is adapted to establish an electrical connection with the raised ball contact locations on the die without damage to the ball contact locations. The interconnect is fabricated on a substrate, such as silicon, where contact members are formed in a pattern that matches the size and spacing of the ball contact locations on the die to be tested. The contact members on the interconnect wafer are formed as either pits, troughs, or spike contacts. The spike contacts penetrate through the oxide layer formed on the raised ball contact locations. Conductive traces are provided in both rows and columns and are terminated on the inner edges of the walls of the pits formed in the substrate.
Description
- This application is a continuation of application Ser. No. 10/218,379, filed Aug. 13, 2002, pending, which is a continuation of application Ser. No. 09/923,688, filed Aug. 6, 2001, now U.S. Pat. No. 6,486,552, issued Nov. 26, 2002, which is a continuation of application Ser. No. 09/521,592, filed Mar. 9, 2000, now U.S. Pat. No. 6,303,993, issued Oct. 16, 2001, which is a divisional of application Ser. No. 08/994,004, filed Dec. 18, 1997, now U.S. Pat. No. 6,140,827, issued Oct. 31, 2000.
- The present invention relates generally to semiconductor manufacturing and, more particularly, to methods for testing semiconductor dice having raised or bumped bond pads. More particularly still, the present invention relates to fabricating and using a testing grid suitable for testing solder balls used for bumped bond pads on an unpackaged semiconductor die.
- Semiconductor dice are being fabricated with raised bond pads and are known as bumped semiconductor die. A bumped semiconductor die includes bond pads along with bumped solderable material such as a lead-tin alloy. These typically are manufactured from solder balls made of a lead-tin alloy. Bumped dies are often used for flip-chip bonding where the die is mounted face down on the substrate, such as a printed circuit board, and then the die is attached to the substrate by welding or soldering. Typically, the bumps are formed as balls of materials that are circular in a cross-sectional plane parallel to the face of the die. The bumps typically have a diameter of from 50 micrometers (μm) to 100 μm. The sides of the bumps typically bow or curve outwardly from a flat top surface. The flat top surface forms the actual region of contact with a mating electrode on the printed circuit board or other substrate. In testing the attached solder bumps, a temporary electrical connection must be made between the contact locations or bond pads on the die and the external test circuitry associated with the testing apparatus. The bond pads provide a connection point for testing an integrated circuit on the die. Likewise, the integrity of each bump must be tested as well.
- In making this temporary electrical connection, it is desirable to effect a connection that causes as little damage as possible to the bumped die. If the temporary connection to the bumped bond pad damages the pad, the entire die may be ruined. This is difficult to accomplish because the connection must also produce a low resistance or ohmic contact with the bumped bond pad. A bond pad, with or without a bump, typically has a metal oxide layer formed over it that must be penetrated to make the ohmic contact.
- Some prior art contact structures, such as probe cards, scrape the bond pads and wipe away the oxide layer. This causes excess layer damage to the bond pads. Other interconnect structures, such as probe tips, may pierce the oxide layer and metal bond pad and leave a deep gouge. Still other interconnect structures, such as micro bumps, cannot even pierce the oxide layer, preventing the formation of an ohmic contact.
- In the past, following testing of a bump pad die, it has been necessary to reflow the bumps, which are typically damaged by the procedure. This is an additional process step that adds to the expense and complexity of the testing process. Furthermore, it requires heating the tested die that can adversely affect the integrated circuitry formed on the die.
- Other bond pad integrity testing systems have been developed in the prior art. Typically, these testing systems use optical imaging to determine the integrity of the weld connection on the bumped sites. One type of system is a profiling system that uses interferometry with robotic wafer handling to automate the testing step. The testing step develops a profile for measuring solder bump heights. Unfortunately, although the interferometry system does not damage the device in any way, the time required for analyzing each bump location can take from two to four minutes. This type of throughput is unacceptable when a high speed system is necessary.
- Accordingly, what is needed is a method and system for testing solder bumps in bond pad locations that does not damage the bond pads while improving throughput.
- According to the present invention, a method and apparatus for testing unpackaged semiconductor dice having raised contact locations are disclosed. The apparatus uses a temporary interconnect wafer that is adapted to establish an electrical connection with the raised ball contact locations on the die without damage to the ball contacts. The interconnect wafer is fabricated on a substrate, such as silicon, where contact members are formed in a pattern that matches the size and spacing of the contact locations on the die to be tested. The contact members on the interconnect wafer are formed as either pits, troughs, or spike contacts. The spike contacts penetrate through the oxide layer formed on the raised ball contact location. Conductive traces are provided in both rows and columns and are terminated on the inner edges of the walls of the pits formed in the substrate. This arrangement allows a system to measure the continuity across the bump pad or ball contact locations of the integrated circuit die in order to establish that each ball contact location is properly attached. This also allows the system to test for the presence and quality of the bump or ball contact locations on the particular die being tested.
-
FIG. 1 is a schematic cross-sectional diagram of a pit formed in a substrate wherein a solder ball is received; -
FIG. 2 is a cross-sectional perspective schematic view of the pit according toFIG. 1 ; -
FIG. 3 is a top plan view of an array of pits according to that ofFIG. 1 having a metal interconnect in a form of rows and columns; -
FIG. 4 is an alternative embodiment of the pit ofFIG. 1 wherein raised supports are provided along with sharp blades for penetrating the ball; -
FIG. 5 is an alternative embodiment of the pit ofFIG. 1 wherein raised portions are provided for penetrating the solder balls; -
FIG. 6 is an example of a solder ball being out of place and failing to make adequate connection between adjacent metal bonds; -
FIG. 7 is an example of when a ball that is too small has been identified; -
FIG. 8 is a schematic cross-sectional view of a device under test where mismatched balls are adjacent to one another; and, -
FIG. 9 is a block diagram of a test apparatus using the bump plate according toFIG. 3 . -
FIG. 1 is a cross-sectional schematic view of abump plate 10 for testing the connect conductivity and quality of a solder ball on an unpackaged semiconductor die.Bump plate 10 is fabricated in asemiconductor substrate 12, such as, for example, silicon, gallium arsenide, or silicon on sapphire, to name a few. - A plurality of receiving
pits 14 is formed in the surface ofsubstrate 12. Receivingpit 14 can be any desired polygonal or curved shape, but is preferred to be square with four slopedsidewalls 16. Eachsidewall 16 is at an angle of 54° from horizontal, conforming to the plane of the surface of the silicon substrate that can be used in fabricatingbump plate 10. After pits or suitable features are etched (formed), the surface of the plate is coated with a thin layer insulator of about 200-300 Angstroms (such as Si Oxide) before the metal traces are formed. Electrical connection for testing for the presence of the solder balls on the die is provided by metal traces 18. Metal traces 18 are made from a suitable metal and extend across the surface ofsubstrate 12 and down sidewalls 16 of receivingpit 14. A solder ball or bump 20 can then be positioned within receivingpit 14 and contact all four slopedsidewalls 16.Ball 20 is placed within receivingpit 14 when a die under test is mated withbump plate 10. Since ametal trace 18 is placed on eachsidewall 16 and extends across the surface ofsubstrate 12 to anadjacent receiving pit 14, an applied electric current can flow through metal traces 18 provided thesolder ball 20 contacts both sides ofsidewall 16 andmetal trace 18 thereon. - A method that is adaptable for manufacturing
bump plate 10 is described in U.S. Pat. No. 5,592,736, “Fabricating An Interconnect For Testing Unpackaged Semiconductor Dice Having Raised Bond Pads,” commonly assigned to the same assignee as the present invention, and herein incorporated by reference for all purposes. -
FIG. 2 depicts, in a cross-sectional perspective view, receivingpit 14 prior to the addition ofmetal trace 18 ofFIG. 1 . Receivingpit 14 has a substantially flat bottom surface that is non-conductive as well as fouradjacent sidewalls 16, again having the slope angle that naturally slopes 54° in the surface plane ofsilicon substrate 12 as it is etched. The slopedsidewall 16 allows for aspherical ball 20 to seat within receivingpit 14 without damaging the bottom curvature ofball 20 while still contactingmetal trace 18 that extends down the slope ofsidewall 16. -
Bump plate 10 has a plurality of receivingpits 14 and is shown in the schematic diagram ofFIG. 3 .Bump plate 10 actually is an array of receivingpits 14 that is electrically connected in rows and columns using metal traces 18. Horizontal metal traces 18 run across the surface ofsubstrate 12 and down the sloped sidewalls 16 of the receiving pits 14. It is important that metal traces 18 do not connect with one another within receiving pits 14. As an electric current is placed across each row and down each column in a sequential manner, it becomes readily apparent at each receivingpit 14 location whether a ball exists or the connection is of such poor quality as to provide no conduction across the row or down the column. From this information, a grid map of the defects can be established that will allow repair of the missing or poor quality bumped locations at a subsequent repair stage. - Alternative embodiments to receiving
pits 14 within thesubstrate 12 are shown inFIGS. 4 and 5 .FIG. 4 illustrates a raisedcontact location 30 for contacting the bottom surface of asolder ball 20. Each raisedcontact location 30 comprises a set of side bumps 32 that form avalley 36. A plurality of sharpenedprojections 34 is formed withinvalley 36 and is designed to pierce the oxide layer formed overball 20 and can be attached to adjacent metal traces 18 for providing good ohmic contact to adjacent metal traces 18 withball 20 for testing purposes.Contact location 30 can be in the shape of a polygon or circle and can be combined with receivingpits 14 ofFIG. 3 . -
FIG. 5 is an alternative embodiment where each receivingpit 14 is replaced with apost trough 40, which is formed by a plurality ofposts 42 to form a polygon, such as a square.Posts 42 are formed such that avalley 44 is formed inpost trough 40. Metal traces are formed up and down the sides ofpost 42, but not connecting one another in the same manner as traces 18 inFIG. 3 . Thus, when aball 20 is placed in apost trough 40, a good ohmic connection forms betweenopposite traces 18 for conducting a test current. Further,post trough 40 can be in the shape of a polygon or circle and can be combined with receivingpits 14 ofFIG. 3 orcontact locations 30 ofFIG. 4 . - Each of the embodiments of
FIGS. 1-5 is capable of testing for various types of solder ball conditions. The most significant is when a missing ball occurs. This is simple to detect in that no current will flow either across the column or down the row when the test current is applied. Other examples are also possible and are illustrated inFIGS. 6, 7 , and 8.FIG. 6 is an example of when asolder ball 20 is off center and only contacts one or two sides of receivingpit 14, thus preventing a good current signal from passing either across the column or down the row.FIG. 7 is an example of aball 20 too small to touch any sides in receivingpit 14. In this condition, no current can pass and it is viewed as being that no solder ball is present.FIG. 8 depicts where adjacent balls of different sizes are attached to die 50. Afirst ball 20 has a first diameter and asecond ball 52 has a second diameter, which is much smaller than the first diameter ofball 20. As is shown,ball 20 is an appropriate size and contacts well with the sides of receivingpit 14. By contrast,ball 52 is too small to even reach receivingpit 14, so the current signal test shows it as not being present at all. Of course, the reverse can be true in thatball 52 is actually the desired size of the balls whileball 20 is an aberration and is much larger than desired. This would also be evident in that many balls would be seen as not being present as the diameter ofball 20 would prevent several adjacent balls from contacting in their respective pits. -
FIG. 9 depicts atest apparatus 54 that uses abump plate 10.Apparatus 54 comprises a signal processor, such as acomputer system 56, that attaches to abump plate 10. Electrical signals or current are passed to bumpplate 10 along the rows and columns of the metal traces 18 to establish a test pattern. A device under test (DUT) 58 is pressed uponbump plate 10 to match the solder ball pattern to the identical pattern fabricated onbump plate 10. Once contact is made, the test is begun and the results are obtained more quickly compared to prior art test apparatus using optical or other mechanical means previously described. - The bump die wafer inspection apparatus of the present invention offers the following advantages over the prior art. As the electronic world moves toward stencification miniaturization, better methods for testing these technologies are needed and this solution provides an advancement over those previously available and, using semiconductor fabrication techniques, a bump plate matching a desired solder ball pattern for a particular die can be generated. The silicon or other similar substrates serve as a rigid medium, and as a result of this rigidity, they have a fixed dimensional test capability for each bump/ball testing site. This limits its use with regard to the range of the dimensional tolerances that it can test. This is significant in that the bumps, or balls, or both, require tight dimensional tolerances to pass such testing. The silicon micro-machining and photolithography processes allow much more precise geometry control than the printed circuit board (PCB) or film technologies found in the prior art. Hence, a more definitive distinction and grading is made for each ball shape and position. Additionally, the present apparatus provides a unique methodology for electronically mapping the failing ball sites and then utilizing this map to direct a repair or rework system to correct each failing site. These operations of testing, mapping, and subsequent repair can be combined in a highly automated in-line process, thus reducing the necessary steps previously required in the prior art of removing the bad boards and sending them to the rework section of the fabrication operation.
- Another advantage is since the semiconductor substrate can be planarized to a uniform flatness compared to the PCB and other processing solutions, less damage is caused to the good solder balls attached to the DUT.
- Thus the invention provides an improved method and system for testing a discrete, unpackaged semiconductor die having raised bond pads. Although specific materials have been described, it is understood that other materials can be utilized. Furthermore, although the method of the invention has been described with reference to certain specific embodiments as will be apparent to those skilled in the art, modifications can be made without departing from the scope of the invention as defined in the following claims.
Claims (17)
1. A bump substrate for use during the testing of a semiconductor die having bond pads having a raised contact bumps thereon extending above a surface of said semiconductor die comprising:
a bump substrate having a plurality of contact bump receiving sites formed therein, each of said plurality of contact bump receiving sites having a plurality of sidewalls and a bottom and having a plurality of conductive traces located on at least portions of said plurality of sidewalls thereof for contacting a plurality of conductive traces on said bump substrate and for contacting a corresponding contact bump of said contact bumps on said bond pads received at said plurality of contact bump receiving sites, a conductive trace of said plurality of conductive traces extending along at least a portion of a sidewall of said plurality of sidewalls of a contact receiving site and at least one other conductive trace of said plurality of conductive traces extending along at least a portion of another sidewall of said plurality of sidewalls and a portion of said bottom of said contact receiving site, said plurality of conductive traces forming a plurality of rows and a plurality of columns interconnecting each contact bump receiving site of said plurality of contact bump receiving sites to at least one adjacent contact bump receiving site of said plurality of contact bump receiving sites in an adjacent row of the plurality of rows and an adjacent column of the plurality of columns.
2. The bump substrate according to claim 1 , wherein said plurality of contact bump receiving sites comprise pits fabricated in said bump substrate, each pit of said pits having opposing walls wherein said plurality of conductive traces extend down said opposing walls and are free from contact with each other.
3. An apparatus for testing for the presence of a ball in a plurality of balls located on the bond pads of a semiconductor die, comprising:
a signal processor; and
a bump wafer connected to said signal processor, comprising:
a plurality of contact points formed in a semiconductor substrate having a pattern essentially corresponding to a pattern of said plurality of balls on said semiconductor die;
a plurality of metal traces fabricated on said semiconductor substrate for at least one of said contact points such that the placement of a contact ball on said at least one contact point connects one of said first plurality of traces to a second of said plurality of said traces.
4. The apparatus according to claim 3 , wherein said plurality of metal traces form an array of rows and columns interconnecting at least one of said contact sites to at least one adjacent contact site.
5. The apparatus according to claim 3 , wherein said contact sites comprise pits fabricated in said semiconductor substrate, each pit having opposing walls wherein some of said plurality of metal traces extend down said opposing walls without contacting one another.
6. The apparatus according to claim 3 , wherein said plurality of contact sites comprise:
a plurality of risers, over which said such plurality of metal traces extend; and
a plurality of blades, situated between the said plurality of rises, to pierce an oxide layer on said contact ball.
7. The apparatus according to claim 3 , wherein at least one contact location of said plurality of contact locations comprises:
a plurality of retaining posts, over each of which extends one of said metal traces and in which a bump seat is formed for receiving said contact bump.
8. The apparatus according to claim 3 , wherein said signal processor selectively applies and senses an electrical current to each of said metal traces.
9. A method of forming a bump plate from a semiconductor substrate for receiving a plurality of contact bumps on a semiconductor die, the method comprising:
forming a plurality of contact bump receiving sites in said bump plate to correspond to a pattern established by a said plurality of contact bumps on said semiconductor die, at least one of said plurality of contact bump receiving sites having a plurality sidewalls; and
forming a plurality of a conductive traces on said substrate and said sidewalls for at least one contact site of said plurality of contact bump receiving sites to contact with a corresponding contact bump of said plurality of contact bumps received at said contact site.
10. The method according to claim 9 , wherein said forming a plurality of contact bump receiving sites in said bump plate comprises:
applying a photo resist layer on said substrate;
exposing selected regions of said photo resist layer;
removing said exposed photo resist layer regions; and,
etching said removed regions to form said sidewalls in each of said plurality of contact receiving sites.
11. The method according to claim 9 , wherein said forming a plurality of a conductive traces on said substrate and said sidewalls comprises:
applying a photo resist layer to said substrate;
exposing selected regions of said photo resist layer to form conductive trace patterns on said substrate;
removing said exposed photo resist layer regions; and.
forming a metal trace in said removed photo resist layer regions extending down each of said sidewalls of said plurality of contact receiving sites.
12. The method according to claim 9 , wherein said plurality of conductive traces form an array of rows and columns interconnecting each contact site to at least one adjacent contact site.
13. The method according to claim 9 , wherein said contact sites comprise a plurality of pits fabricated in a semiconductor substrate having opposing walls having at least two of said plurality of conductive traces extending down said opposing walls of a pit without contacting one another.
14. The method according to claim 9 , wherein said forming a plurality of contact bump receiving sites in said bump plate comprises:
applying a photo resist layer on said substrate;
exposing selected regions of said photo resist layer;
removing said exposed photo resist layer regions;
forming a plurality of risers in said removed regions; and,
forming a plurality of blades, situated between said plurality of risers.
15. The method according to claim 9 , wherein said forming a plurality of a conductive traces on said substrate and said sidewalls comprises:
applying a photo resist layer to said substrate;
exposing selected regions of said photo resist layer to form conductive trace patterns on said substrate;
removing said exposed photo resist layer regions; and.
forming a metal trace in said removed photo resist layer regions extending over each of said plurality of risers.
16. The method according to claim 9 , wherein said forming a plurality of contact bump receiving sites in said bump plate comprises:
applying a photo resist layer on said substrate;
exposing selected regions of said photo resist layer;
removing said exposed photo resist layer regions; and
forming a plurality of retaining posts in said removed regions.
17. The method according to claim 16 , wherein said forming a plurality of a conductive traces on said substrate and said sidewalls for at least one contact site of said plurality of contact bump receiving sites comprises:
applying a photo resist layer to said substrate;
exposing selected regions of said photo resist layer to form conductive trace patterns on said substrate;
removing said exposed photo resist layer regions; and.
forming a metal trace in said removed photo resist layer regions extending over each of said plurality of retaining posts.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/101,220 US20050174134A1 (en) | 1997-12-18 | 2005-04-07 | Method and apparatus for testing bumped die |
US11/601,546 US20070063722A1 (en) | 1997-12-18 | 2006-11-17 | Method and apparatus for testing bumped die |
US11/600,994 US20070090855A1 (en) | 1997-12-18 | 2006-11-17 | Method and apparatus for testing bumped die |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/994,004 US6140827A (en) | 1997-12-18 | 1997-12-18 | Method and apparatus for testing bumped die |
US09/521,592 US6303993B1 (en) | 1997-12-18 | 2000-03-09 | Method and apparatus for testing bumped die |
US09/923,688 US6486552B2 (en) | 1997-12-18 | 2001-08-06 | Method and apparatus for testing bumped die |
US10/218,379 US6927589B2 (en) | 1997-12-18 | 2002-08-13 | Apparatus for testing bumped die |
US11/101,220 US20050174134A1 (en) | 1997-12-18 | 2005-04-07 | Method and apparatus for testing bumped die |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/218,379 Continuation US6927589B2 (en) | 1997-12-18 | 2002-08-13 | Apparatus for testing bumped die |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/601,546 Division US20070063722A1 (en) | 1997-12-18 | 2006-11-17 | Method and apparatus for testing bumped die |
US11/600,994 Division US20070090855A1 (en) | 1997-12-18 | 2006-11-17 | Method and apparatus for testing bumped die |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050174134A1 true US20050174134A1 (en) | 2005-08-11 |
Family
ID=25540187
Family Applications (12)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/994,004 Expired - Lifetime US6140827A (en) | 1997-12-18 | 1997-12-18 | Method and apparatus for testing bumped die |
US09/521,932 Expired - Fee Related US6411118B1 (en) | 1997-12-18 | 2000-03-09 | Method and apparatus for testing bumped die |
US09/521,592 Expired - Fee Related US6303993B1 (en) | 1997-12-18 | 2000-03-09 | Method and apparatus for testing bumped die |
US09/521,332 Expired - Fee Related US6337574B1 (en) | 1997-12-18 | 2000-03-09 | Method and apparatus for testing bumped die |
US09/923,688 Expired - Lifetime US6486552B2 (en) | 1997-12-18 | 2001-08-06 | Method and apparatus for testing bumped die |
US09/923,460 Expired - Lifetime US6472894B1 (en) | 1997-12-18 | 2001-08-06 | Apparatus for testing bumped die |
US10/173,957 Expired - Fee Related US7005870B2 (en) | 1997-12-18 | 2002-06-17 | Interconnect bump plate |
US10/218,278 Expired - Lifetime US6630837B2 (en) | 1997-12-18 | 2002-08-13 | Apparatus for testing bumped die |
US10/218,379 Expired - Fee Related US6927589B2 (en) | 1997-12-18 | 2002-08-13 | Apparatus for testing bumped die |
US11/101,220 Abandoned US20050174134A1 (en) | 1997-12-18 | 2005-04-07 | Method and apparatus for testing bumped die |
US11/601,546 Abandoned US20070063722A1 (en) | 1997-12-18 | 2006-11-17 | Method and apparatus for testing bumped die |
US11/600,994 Abandoned US20070090855A1 (en) | 1997-12-18 | 2006-11-17 | Method and apparatus for testing bumped die |
Family Applications Before (9)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/994,004 Expired - Lifetime US6140827A (en) | 1997-12-18 | 1997-12-18 | Method and apparatus for testing bumped die |
US09/521,932 Expired - Fee Related US6411118B1 (en) | 1997-12-18 | 2000-03-09 | Method and apparatus for testing bumped die |
US09/521,592 Expired - Fee Related US6303993B1 (en) | 1997-12-18 | 2000-03-09 | Method and apparatus for testing bumped die |
US09/521,332 Expired - Fee Related US6337574B1 (en) | 1997-12-18 | 2000-03-09 | Method and apparatus for testing bumped die |
US09/923,688 Expired - Lifetime US6486552B2 (en) | 1997-12-18 | 2001-08-06 | Method and apparatus for testing bumped die |
US09/923,460 Expired - Lifetime US6472894B1 (en) | 1997-12-18 | 2001-08-06 | Apparatus for testing bumped die |
US10/173,957 Expired - Fee Related US7005870B2 (en) | 1997-12-18 | 2002-06-17 | Interconnect bump plate |
US10/218,278 Expired - Lifetime US6630837B2 (en) | 1997-12-18 | 2002-08-13 | Apparatus for testing bumped die |
US10/218,379 Expired - Fee Related US6927589B2 (en) | 1997-12-18 | 2002-08-13 | Apparatus for testing bumped die |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/601,546 Abandoned US20070063722A1 (en) | 1997-12-18 | 2006-11-17 | Method and apparatus for testing bumped die |
US11/600,994 Abandoned US20070090855A1 (en) | 1997-12-18 | 2006-11-17 | Method and apparatus for testing bumped die |
Country Status (1)
Country | Link |
---|---|
US (12) | US6140827A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090152719A1 (en) * | 2007-12-18 | 2009-06-18 | Teck Kheng Lee | Methods of fluxless micro-piercing of solder balls, and resulting devices |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6140827A (en) | 1997-12-18 | 2000-10-31 | Micron Technology, Inc. | Method and apparatus for testing bumped die |
US6426642B1 (en) | 1999-02-16 | 2002-07-30 | Micron Technology, Inc. | Insert for seating a microelectronic device having a protrusion and a plurality of raised-contacts |
US6517669B2 (en) * | 1999-02-26 | 2003-02-11 | Micron Technology, Inc. | Apparatus and method of detecting endpoint of a dielectric etch |
US6531664B1 (en) * | 1999-04-05 | 2003-03-11 | Delphi Technologies, Inc. | Surface mount devices with solder |
US6263566B1 (en) * | 1999-05-03 | 2001-07-24 | Micron Technology, Inc. | Flexible semiconductor interconnect fabricated by backslide thinning |
US6492738B2 (en) * | 1999-09-02 | 2002-12-10 | Micron Technology, Inc. | Apparatus and methods of testing and assembling bumped devices using an anisotropically conductive layer |
US6320402B1 (en) * | 2000-02-03 | 2001-11-20 | Advanced Micro Devices Inc | Parallel inspection of semiconductor wafers by a plurality of different inspection stations to maximize throughput |
GB2362132B8 (en) * | 2000-05-09 | 2011-07-20 | Matsushita Electric Ind Co Ltd | Apparatus and method of screen printing |
US6533590B1 (en) * | 2001-12-17 | 2003-03-18 | Hon Hai Precision Ind. Co., Ltd. | Ball grid array connector having improved contact configuration |
US7064450B1 (en) | 2004-05-11 | 2006-06-20 | Xilinx, Inc. | Semiconductor die with high density offset-inline bond arrangement |
US7235412B1 (en) * | 2004-05-11 | 2007-06-26 | Xilinx, Inc. | Semiconductor component having test pads and method and apparatus for testing same |
US20060139045A1 (en) * | 2004-12-29 | 2006-06-29 | Wesley Gallagher | Device and method for testing unpackaged semiconductor die |
US7196294B2 (en) * | 2005-02-28 | 2007-03-27 | Ridgetop Group, Inc. | Method and resistive bridge circuit for the detection of solder-joint failures in a digital electronic package |
US7501832B2 (en) * | 2005-02-28 | 2009-03-10 | Ridgetop Group, Inc. | Method and circuit for the detection of solder-joint failures in a digital electronic package |
US7662648B2 (en) * | 2005-08-31 | 2010-02-16 | Micron Technology, Inc. | Integrated circuit inspection system |
US7494913B2 (en) * | 2006-08-31 | 2009-02-24 | Intel Corporation | Microball placement solutions |
US20080144243A1 (en) * | 2006-12-19 | 2008-06-19 | Ridgetop Group, Inc. | Method and circuit for low-power detection of solder-joint network failures in digital electronic packages |
TW200828477A (en) * | 2006-12-22 | 2008-07-01 | Advanpack Solutions Pte Ltd | Device and method for testing semiconductor element, and manufacturing method thereof |
KR20080061021A (en) * | 2006-12-27 | 2008-07-02 | 동부일렉트로닉스 주식회사 | Semiconductor device and fabricating method thereof |
US20080266820A1 (en) * | 2007-04-25 | 2008-10-30 | Vivek Amir Jairazbhoy | System for supporting and electrically grounding a cover of an electronic control module |
US8756546B2 (en) | 2012-07-25 | 2014-06-17 | International Business Machines Corporation | Elastic modulus mapping of a chip carrier in a flip chip package |
US8650512B1 (en) | 2012-11-15 | 2014-02-11 | International Business Machines Corporation | Elastic modulus mapping of an integrated circuit chip in a chip/device package |
US9494618B2 (en) * | 2012-12-26 | 2016-11-15 | Translarity, Inc. | Designed asperity contactors, including nanospikes, for semiconductor test using a package, and associated systems and methods |
US9583470B2 (en) * | 2013-12-19 | 2017-02-28 | Intel Corporation | Electronic device with solder pads including projections |
KR102143490B1 (en) * | 2014-01-20 | 2020-08-12 | 에스케이하이닉스 주식회사 | Semiconductor apparatus having pad and bump |
US10531575B2 (en) * | 2016-04-01 | 2020-01-07 | Intel Corporation | Systems and methods for replaceable bail grid array (BGA) packages on board substrates |
US10204841B1 (en) * | 2016-12-05 | 2019-02-12 | Xilinx, Inc. | Temporary connection traces for wafer sort testing |
US20190013251A1 (en) | 2017-07-10 | 2019-01-10 | International Business Machines Corporation | Non-destructive testing of integrated circuit chips |
CN109116058A (en) * | 2018-08-28 | 2019-01-01 | 慈溪市三佩机械有限公司 | A kind of engine throttle door cover plate circuit on-off test equipment |
CA3146576A1 (en) * | 2019-07-09 | 2021-01-14 | Elco Enterprises, Inc. | Device for feeding a wire electrode |
US11448603B1 (en) * | 2021-09-02 | 2022-09-20 | Axiomatique Technologies, Inc. | Methods and apparatuses for microscopy and spectroscopy in semiconductor systems |
Citations (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US229757A (en) * | 1880-07-06 | phoro-uthograpifeh | ||
US231421A (en) * | 1880-08-24 | gillii ind | ||
US2958064A (en) * | 1957-11-26 | 1960-10-25 | Amp Inc | Circuit board and socket construction |
US3806800A (en) * | 1972-12-26 | 1974-04-23 | Ibm | Method and apparatus for determining the location of electrically conductive members on a structure |
US4585991A (en) * | 1982-06-03 | 1986-04-29 | Texas Instruments Incorporated | Solid state multiprobe testing apparatus |
US4792683A (en) * | 1987-01-16 | 1988-12-20 | Hughes Aircraft Company | Thermal technique for simultaneous testing of circuit board solder joints |
US4838800A (en) * | 1988-05-23 | 1989-06-13 | Gte Products Corporation | High density interconnect system |
US4858991A (en) * | 1986-08-11 | 1989-08-22 | Eyvind Boyesen | Chair for infants |
US5058178A (en) * | 1989-12-21 | 1991-10-15 | At&T Bell Laboratories | Method and apparatus for inspection of specular, three-dimensional features |
US5089772A (en) * | 1989-03-10 | 1992-02-18 | Matsushita Electric Industrial Co. Ltd. | Device for testing semiconductor integrated circuits and method of testing the same |
US5108024A (en) * | 1991-06-03 | 1992-04-28 | Motorola, Inc. | Method of inspecting solder joints |
US5177439A (en) * | 1991-08-30 | 1993-01-05 | U.S. Philips Corporation | Probe card for testing unencapsulated semiconductor devices |
US5225037A (en) * | 1991-06-04 | 1993-07-06 | Texas Instruments Incorporated | Method for fabrication of probe card for testing of semiconductor devices |
US5326428A (en) * | 1993-09-03 | 1994-07-05 | Micron Semiconductor, Inc. | Method for testing semiconductor circuitry for operability and method of forming apparatus for testing semiconductor circuitry for operability |
US5367253A (en) * | 1991-06-04 | 1994-11-22 | Micron Semiconductor, Inc. | Clamped carrier for testing of semiconductor dies |
US5394490A (en) * | 1992-08-11 | 1995-02-28 | Hitachi, Ltd. | Semiconductor device having an optical waveguide interposed in the space between electrode members |
US5446442A (en) * | 1992-03-31 | 1995-08-29 | Siemens Aktiengesellschaft | Circuit arrangement for triggering a vehicle passenger protection system |
US5479105A (en) * | 1993-06-25 | 1995-12-26 | Samsung Electronics Co., Ltd. | Known-good die testing apparatus |
US5479694A (en) * | 1993-04-13 | 1996-01-02 | Micron Technology, Inc. | Method for mounting integrated circuits onto printed circuit boards and testing |
US5510721A (en) * | 1994-12-19 | 1996-04-23 | Ford Motor Company | Method and adjustment for known good die testing using resilient conductive straps |
US5523696A (en) * | 1993-06-14 | 1996-06-04 | International Business Machines Corp. | Method and apparatus for testing integrated circuit chips |
US5530375A (en) * | 1992-12-24 | 1996-06-25 | International Business Machines Corporation | Method of testing circuits and/or burning-in chips |
US5543724A (en) * | 1994-10-03 | 1996-08-06 | Motorola, Inc. | Method and apparatus for locating conductive features and testing semiconductor devices |
US5550763A (en) * | 1994-05-02 | 1996-08-27 | Michael; David J. | Using cone shaped search models to locate ball bonds on wire bonded devices |
US5585281A (en) * | 1995-02-03 | 1996-12-17 | Motorola, Inc. | Process and apparatus for forming and testing semiconductor package leads |
US5592736A (en) * | 1993-09-03 | 1997-01-14 | Micron Technology, Inc. | Fabricating an interconnect for testing unpackaged semiconductor dice having raised bond pads |
US5617209A (en) * | 1995-04-27 | 1997-04-01 | View Engineering, Inc. | Method and system for triangulation-based, 3-D imaging utilizing an angled scaning beam of radiant energy |
US5703406A (en) * | 1995-09-22 | 1997-12-30 | Lg Semicon Co., Ltd. | Interconnection structure for attaching a semiconductor device to a substrate |
US5783865A (en) * | 1995-07-31 | 1998-07-21 | Fujitsu Limited | Wiring substrate and semiconductor device |
US5787098A (en) * | 1996-07-29 | 1998-07-28 | International Business Machines Corporation | Complete chip I/O test through low contact testing using enhanced boundary scan |
US5796591A (en) * | 1995-06-07 | 1998-08-18 | International Business Machines Corporation | Direct chip attach circuit card |
US5834844A (en) * | 1995-03-24 | 1998-11-10 | Shinko Electric Industries Co., Ltd. | Semiconductor device having an element with circuit pattern thereon |
US5877559A (en) * | 1995-06-12 | 1999-03-02 | Nitto Denko Corporation | Film carrier for fine-pitched and high density mounting and semiconductor device using same |
US5883435A (en) * | 1996-07-25 | 1999-03-16 | International Business Machines Corporation | Personalization structure for semiconductor devices |
US5920125A (en) * | 1992-11-12 | 1999-07-06 | International Business Machines Corporation | Interconnection of a carrier substrate and a semiconductor device |
US5946553A (en) * | 1991-06-04 | 1999-08-31 | Micron Technology, Inc. | Process for manufacturing a semiconductor package with bi-substrate die |
US5965945A (en) * | 1998-11-12 | 1999-10-12 | Advanced Micro Devices, Inc. | Graded PB for C4 pump technology |
US5994781A (en) * | 1997-05-30 | 1999-11-30 | Tessera, Inc. | Semiconductor chip package with dual layer terminal and lead structure |
US6018249A (en) * | 1997-12-11 | 2000-01-25 | Micron Technolgoy, Inc. | Test system with mechanical alignment for semiconductor chip scale packages and dice |
US6037667A (en) * | 1998-08-24 | 2000-03-14 | Micron Technology, Inc. | Socket assembly for use with solder ball |
US6040702A (en) * | 1997-07-03 | 2000-03-21 | Micron Technology, Inc. | Carrier and system for testing bumped semiconductor components |
US6046909A (en) * | 1998-11-16 | 2000-04-04 | Intel Corporation | Computer card with a printed circuit board with vias providing strength to the printed circuit board |
US6075290A (en) * | 1998-02-26 | 2000-06-13 | National Semiconductor Corporation | Surface mount die: wafer level chip-scale package and process for making the same |
US6091252A (en) * | 1997-03-25 | 2000-07-18 | Micron Technolopgy, Inc. | Method, apparatus and system for testing bumped semiconductor components |
US6127736A (en) * | 1996-03-18 | 2000-10-03 | Micron Technology, Inc. | Microbump interconnect for semiconductor dice |
US6140827A (en) * | 1997-12-18 | 2000-10-31 | Micron Technology, Inc. | Method and apparatus for testing bumped die |
US6143989A (en) * | 1995-07-20 | 2000-11-07 | The Regents Of The University Of California | Active alignment/contact verification system |
US6310484B1 (en) * | 1996-04-01 | 2001-10-30 | Micron Technology, Inc. | Semiconductor test interconnect with variable flexure contacts |
US6362637B2 (en) * | 1996-12-31 | 2002-03-26 | Micron Technology, Inc. | Apparatus for testing semiconductor wafers including base with contact members and terminal contacts |
US6380492B1 (en) * | 1999-11-12 | 2002-04-30 | Fujitsu Limited | Contact film used for devices having ball grid array structure and device mounting structure |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4423373A (en) * | 1981-03-16 | 1983-12-27 | Lecroy Research Systems Corporation | Test probe |
US4838991A (en) * | 1987-10-30 | 1989-06-13 | International Business Machines Corporation | Process for defining organic sidewall structures |
US5495179A (en) | 1991-06-04 | 1996-02-27 | Micron Technology, Inc. | Carrier having interchangeable substrate used for testing of semiconductor dies |
US5596736A (en) * | 1992-07-22 | 1997-01-21 | Fujitsu Limited | Data transfers to a backing store of a dynamically mapped data storage system in which data has nonsequential logical addresses |
US5758098A (en) * | 1994-05-12 | 1998-05-26 | Apple Computer, Inc. | Method and apparatus for providing a high throughput two-conductor serial interface with support for slave device detection |
JPH0888063A (en) | 1994-09-16 | 1996-04-02 | Yamaichi Electron Co Ltd | Contact structure of ic socket |
US5728845A (en) * | 1995-08-29 | 1998-03-17 | Celgene Corporation | Immunotherapeutic nitriles |
US6411188B1 (en) * | 1998-03-27 | 2002-06-25 | Honeywell International Inc. | Amorphous metal transformer having a generally rectangular coil |
-
1997
- 1997-12-18 US US08/994,004 patent/US6140827A/en not_active Expired - Lifetime
-
2000
- 2000-03-09 US US09/521,932 patent/US6411118B1/en not_active Expired - Fee Related
- 2000-03-09 US US09/521,592 patent/US6303993B1/en not_active Expired - Fee Related
- 2000-03-09 US US09/521,332 patent/US6337574B1/en not_active Expired - Fee Related
-
2001
- 2001-08-06 US US09/923,688 patent/US6486552B2/en not_active Expired - Lifetime
- 2001-08-06 US US09/923,460 patent/US6472894B1/en not_active Expired - Lifetime
-
2002
- 2002-06-17 US US10/173,957 patent/US7005870B2/en not_active Expired - Fee Related
- 2002-08-13 US US10/218,278 patent/US6630837B2/en not_active Expired - Lifetime
- 2002-08-13 US US10/218,379 patent/US6927589B2/en not_active Expired - Fee Related
-
2005
- 2005-04-07 US US11/101,220 patent/US20050174134A1/en not_active Abandoned
-
2006
- 2006-11-17 US US11/601,546 patent/US20070063722A1/en not_active Abandoned
- 2006-11-17 US US11/600,994 patent/US20070090855A1/en not_active Abandoned
Patent Citations (53)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US229757A (en) * | 1880-07-06 | phoro-uthograpifeh | ||
US231421A (en) * | 1880-08-24 | gillii ind | ||
US2958064A (en) * | 1957-11-26 | 1960-10-25 | Amp Inc | Circuit board and socket construction |
US3806800A (en) * | 1972-12-26 | 1974-04-23 | Ibm | Method and apparatus for determining the location of electrically conductive members on a structure |
US4585991A (en) * | 1982-06-03 | 1986-04-29 | Texas Instruments Incorporated | Solid state multiprobe testing apparatus |
US4858991A (en) * | 1986-08-11 | 1989-08-22 | Eyvind Boyesen | Chair for infants |
US4792683A (en) * | 1987-01-16 | 1988-12-20 | Hughes Aircraft Company | Thermal technique for simultaneous testing of circuit board solder joints |
US4838800A (en) * | 1988-05-23 | 1989-06-13 | Gte Products Corporation | High density interconnect system |
US5089772A (en) * | 1989-03-10 | 1992-02-18 | Matsushita Electric Industrial Co. Ltd. | Device for testing semiconductor integrated circuits and method of testing the same |
US5058178A (en) * | 1989-12-21 | 1991-10-15 | At&T Bell Laboratories | Method and apparatus for inspection of specular, three-dimensional features |
US5108024A (en) * | 1991-06-03 | 1992-04-28 | Motorola, Inc. | Method of inspecting solder joints |
US5367253A (en) * | 1991-06-04 | 1994-11-22 | Micron Semiconductor, Inc. | Clamped carrier for testing of semiconductor dies |
US5225037A (en) * | 1991-06-04 | 1993-07-06 | Texas Instruments Incorporated | Method for fabrication of probe card for testing of semiconductor devices |
US5946553A (en) * | 1991-06-04 | 1999-08-31 | Micron Technology, Inc. | Process for manufacturing a semiconductor package with bi-substrate die |
US5177439A (en) * | 1991-08-30 | 1993-01-05 | U.S. Philips Corporation | Probe card for testing unencapsulated semiconductor devices |
US5446442A (en) * | 1992-03-31 | 1995-08-29 | Siemens Aktiengesellschaft | Circuit arrangement for triggering a vehicle passenger protection system |
US5394490A (en) * | 1992-08-11 | 1995-02-28 | Hitachi, Ltd. | Semiconductor device having an optical waveguide interposed in the space between electrode members |
US5920125A (en) * | 1992-11-12 | 1999-07-06 | International Business Machines Corporation | Interconnection of a carrier substrate and a semiconductor device |
US5530375A (en) * | 1992-12-24 | 1996-06-25 | International Business Machines Corporation | Method of testing circuits and/or burning-in chips |
US5479694A (en) * | 1993-04-13 | 1996-01-02 | Micron Technology, Inc. | Method for mounting integrated circuits onto printed circuit boards and testing |
US5523696A (en) * | 1993-06-14 | 1996-06-04 | International Business Machines Corp. | Method and apparatus for testing integrated circuit chips |
US5479105A (en) * | 1993-06-25 | 1995-12-26 | Samsung Electronics Co., Ltd. | Known-good die testing apparatus |
US5592736A (en) * | 1993-09-03 | 1997-01-14 | Micron Technology, Inc. | Fabricating an interconnect for testing unpackaged semiconductor dice having raised bond pads |
US5326428A (en) * | 1993-09-03 | 1994-07-05 | Micron Semiconductor, Inc. | Method for testing semiconductor circuitry for operability and method of forming apparatus for testing semiconductor circuitry for operability |
US5550763A (en) * | 1994-05-02 | 1996-08-27 | Michael; David J. | Using cone shaped search models to locate ball bonds on wire bonded devices |
US5543724A (en) * | 1994-10-03 | 1996-08-06 | Motorola, Inc. | Method and apparatus for locating conductive features and testing semiconductor devices |
US5510721A (en) * | 1994-12-19 | 1996-04-23 | Ford Motor Company | Method and adjustment for known good die testing using resilient conductive straps |
US5585281A (en) * | 1995-02-03 | 1996-12-17 | Motorola, Inc. | Process and apparatus for forming and testing semiconductor package leads |
US5834844A (en) * | 1995-03-24 | 1998-11-10 | Shinko Electric Industries Co., Ltd. | Semiconductor device having an element with circuit pattern thereon |
US5617209A (en) * | 1995-04-27 | 1997-04-01 | View Engineering, Inc. | Method and system for triangulation-based, 3-D imaging utilizing an angled scaning beam of radiant energy |
US5796591A (en) * | 1995-06-07 | 1998-08-18 | International Business Machines Corporation | Direct chip attach circuit card |
US5877559A (en) * | 1995-06-12 | 1999-03-02 | Nitto Denko Corporation | Film carrier for fine-pitched and high density mounting and semiconductor device using same |
US6143989A (en) * | 1995-07-20 | 2000-11-07 | The Regents Of The University Of California | Active alignment/contact verification system |
US5783865A (en) * | 1995-07-31 | 1998-07-21 | Fujitsu Limited | Wiring substrate and semiconductor device |
US5703406A (en) * | 1995-09-22 | 1997-12-30 | Lg Semicon Co., Ltd. | Interconnection structure for attaching a semiconductor device to a substrate |
US6127736A (en) * | 1996-03-18 | 2000-10-03 | Micron Technology, Inc. | Microbump interconnect for semiconductor dice |
US6310484B1 (en) * | 1996-04-01 | 2001-10-30 | Micron Technology, Inc. | Semiconductor test interconnect with variable flexure contacts |
US5883435A (en) * | 1996-07-25 | 1999-03-16 | International Business Machines Corporation | Personalization structure for semiconductor devices |
US5787098A (en) * | 1996-07-29 | 1998-07-28 | International Business Machines Corporation | Complete chip I/O test through low contact testing using enhanced boundary scan |
US6362637B2 (en) * | 1996-12-31 | 2002-03-26 | Micron Technology, Inc. | Apparatus for testing semiconductor wafers including base with contact members and terminal contacts |
US6091252A (en) * | 1997-03-25 | 2000-07-18 | Micron Technolopgy, Inc. | Method, apparatus and system for testing bumped semiconductor components |
US5994781A (en) * | 1997-05-30 | 1999-11-30 | Tessera, Inc. | Semiconductor chip package with dual layer terminal and lead structure |
US6040702A (en) * | 1997-07-03 | 2000-03-21 | Micron Technology, Inc. | Carrier and system for testing bumped semiconductor components |
US6018249A (en) * | 1997-12-11 | 2000-01-25 | Micron Technolgoy, Inc. | Test system with mechanical alignment for semiconductor chip scale packages and dice |
US6140827A (en) * | 1997-12-18 | 2000-10-31 | Micron Technology, Inc. | Method and apparatus for testing bumped die |
US6303993B1 (en) * | 1997-12-18 | 2001-10-16 | Micron Technology, Inc. | Method and apparatus for testing bumped die |
US6337574B1 (en) * | 1997-12-18 | 2002-01-08 | Micron Technology, Inc. | Method and apparatus for testing bumped die |
US6411118B1 (en) * | 1997-12-18 | 2002-06-25 | Micron Technology, Inc. | Method and apparatus for testing bumped die |
US6075290A (en) * | 1998-02-26 | 2000-06-13 | National Semiconductor Corporation | Surface mount die: wafer level chip-scale package and process for making the same |
US6037667A (en) * | 1998-08-24 | 2000-03-14 | Micron Technology, Inc. | Socket assembly for use with solder ball |
US5965945A (en) * | 1998-11-12 | 1999-10-12 | Advanced Micro Devices, Inc. | Graded PB for C4 pump technology |
US6046909A (en) * | 1998-11-16 | 2000-04-04 | Intel Corporation | Computer card with a printed circuit board with vias providing strength to the printed circuit board |
US6380492B1 (en) * | 1999-11-12 | 2002-04-30 | Fujitsu Limited | Contact film used for devices having ball grid array structure and device mounting structure |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090152719A1 (en) * | 2007-12-18 | 2009-06-18 | Teck Kheng Lee | Methods of fluxless micro-piercing of solder balls, and resulting devices |
US7749887B2 (en) * | 2007-12-18 | 2010-07-06 | Micron Technology, Inc. | Methods of fluxless micro-piercing of solder balls, and resulting devices |
US20100264541A1 (en) * | 2007-12-18 | 2010-10-21 | Micron Technology, Inc. | Methods of fluxless micro-piercing of solder balls, and resulting devices |
US8436478B2 (en) | 2007-12-18 | 2013-05-07 | Micron Technology, Inc. | Methods of fluxless micro-piercing of solder balls, and resulting devices |
US8669173B2 (en) | 2007-12-18 | 2014-03-11 | Micron Technology | Methods of fluxless micro-piercing of solder balls, and resulting devices |
US10163840B2 (en) | 2007-12-18 | 2018-12-25 | Micron Technology, Inc. | Methods of fluxless micro-piercing of solder balls, and resulting devices |
US10515918B2 (en) | 2007-12-18 | 2019-12-24 | Micron Technology, Inc. | Methods of fluxless micro-piercing of solder balls, and resulting devices |
Also Published As
Publication number | Publication date |
---|---|
US6303993B1 (en) | 2001-10-16 |
US20010048153A1 (en) | 2001-12-06 |
US20070063722A1 (en) | 2007-03-22 |
US20020158655A1 (en) | 2002-10-31 |
US6472894B1 (en) | 2002-10-29 |
US6337574B1 (en) | 2002-01-08 |
US6486552B2 (en) | 2002-11-26 |
US6630837B2 (en) | 2003-10-07 |
US20070090855A1 (en) | 2007-04-26 |
US20020185301A1 (en) | 2002-12-12 |
US6140827A (en) | 2000-10-31 |
US7005870B2 (en) | 2006-02-28 |
US6927589B2 (en) | 2005-08-09 |
US6411118B1 (en) | 2002-06-25 |
US20020196041A1 (en) | 2002-12-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6927589B2 (en) | Apparatus for testing bumped die | |
KR100430208B1 (en) | Test assembly | |
US5726502A (en) | Bumped semiconductor device with alignment features and method for making the same | |
US7161250B2 (en) | Projected contact structures for engaging bumped semiconductor devices and methods of making the same | |
US6100708A (en) | Probe card and wafer testing method using the same | |
US7271611B2 (en) | Method for testing semiconductor components using bonded electrical connections | |
US7102372B2 (en) | Apparatus and method for testing conductive bumps | |
KR100600230B1 (en) | Contactor for solder balls | |
JP2004015030A (en) | Method of manufacturing semiconductor device | |
JP2002139554A (en) | Method for inspecting semiconductor device | |
JP3214420B2 (en) | Film carrier type semiconductor device, inspection probe head, and alignment method | |
JP3839347B2 (en) | Manufacturing method of semiconductor device | |
JPH0927524A (en) | Contact structure for electrically connecting inspection board to die and connection method | |
JP3178784B2 (en) | Inspection apparatus and inspection method for semiconductor package substrate | |
JPH10150130A (en) | Semiconductor device socket | |
JP2002005957A (en) | Contact pin | |
JP2001174514A (en) | Semiconductor integrated circuit, method of manufacturing semiconductor integrated circuit, and method of inspecting electric characteristic of semiconductor wafer | |
US6429030B1 (en) | Method for testing a semiconductor die using wells | |
KR101329813B1 (en) | Probe sheet, probe card and method of manufacturing the same | |
JP3128200B2 (en) | Electronic circuit board inspection method | |
JPH056870U (en) | Printed wiring board | |
JPH0729910A (en) | Formation of pin for testing | |
JPH09269351A (en) | Electrical connection inspection device for circuit board | |
JPH1131763A (en) | Package structure for semiconductor part and method for testing soldered joint between part lead and circuit substrate | |
JPH07118495B2 (en) | Film carrier tape |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |