A method and apparatus for vertically interconnecting stacks of silicon segments. Each segment includes a plurality of adjacent die on a semiconductor wafer. The plurality of die on a segment are interconnected on the segment using one or more layers of metal interconnects which extend...http://www.google.com.au/patents/US5675180?utm_source=gb-gplus-sharePatent US5675180 - Vertical interconnect process for silicon segments