A process of fabricating a semiconductor integrated circuit device, wherein a semiconductor wafer having a number of isolated active areas has a gate insulator layer located within each active area and defining regions to form source and drain regions, respectively, and a gate electrode layer formed...http://www.google.com.au/patents/US4921812?utm_source=gb-gplus-sharePatent US4921812 - Process of fabricating field effect transistor device
