A method for integrating correction features onto selected design features of an integrated circuit mask. The method includes identifying a minimum dimension in the integrated circuit mask. The minimum dimension is configured to define transistor gate electrode features or any critical feature geometry....http://www.google.com.au/patents/US6189136?utm_source=gb-gplus-sharePatent US6189136 - Design level optical proximity correction methods
