WO2011163407A2 - Region based technique for accurately predicting memory accesses - Google Patents
Region based technique for accurately predicting memory accesses Download PDFInfo
- Publication number
- WO2011163407A2 WO2011163407A2 PCT/US2011/041511 US2011041511W WO2011163407A2 WO 2011163407 A2 WO2011163407 A2 WO 2011163407A2 US 2011041511 W US2011041511 W US 2011041511W WO 2011163407 A2 WO2011163407 A2 WO 2011163407A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- ptb
- cache
- page
- signature
- processor
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/60—Details of cache memory
- G06F2212/6024—History based prefetching
Definitions
- prefetching data and instructions that a processor may need at a later time is considered beneficial.
- conventional prefetching has not been able to accurately predict which cache lines should or should not be prefetched.
- FIG. 1 is a block diagram of an example processor and memory in accordance with one embodiment of the present invention.
- FIG. 2 is a block diagram of an example page tracker buffer in accordance with an embodiment of the present invention.
- FIG. 3 is a flow chart of an example method for utilizing an access signature in accordance with an embodiment of the present invention.
- FIG. 4 is a flow chart of an example method for utilizing a reuse signature in accordance with an embodiment of the present invention.
- FIG. 5 is a block diagram of an example system in accordance with an embodiment of the present invention.
- system 100 may include processor 102 and memory 104.
- Processor 102 may include core(s) 106, level one cache 108, translation lookaside buffer (TLB) 1 10, page tracker buffer (PTB) 1 12, level two cache 1 14 and PTB handler 1 16. While shown as including level one cache 108 and level two cache 1 14, processor 102 may include any number of cache levels. Also, while processor 102 is shown as including TLB 110, which can store address translations from a virtual address to a physical address, the present invention may be practiced in a processor without a TLB.
- TLB translation lookaside buffer
- PTB page tracker buffer
- PTB 112 may contain entries, as shown in greater detail in reference to fig. 2, that indicate which portions of specific memory regions (for example, which cache lines of specific cache pages or other memory regions) have been accessed previously by core(s) 106. In one embodiment, PTB 112 also contains entries that indicate which cache lines of specific cache pages have been accessed multiple times by core(s) 106, potentially indicating those cache lines that may be most desirable to remain resident in cache.
- PTB handler 116 may attempt to accurately predict the instructions and data that will be needed by core(s) 106, as described in more detail hereinafter.
- PTB handler 1 16 prefetches those cache lines of a cache page added to TLB 1 10 (for example after a TLB miss) that PTB 1 12 indicates were accessed during a prior instantiation.
- PTB handler 116 may read PTB 112 entries from, and write back PTB 1 12 entries to, page tracker memory table 1 18.
- PTB handler 116 may also update entries in PTB 112, for example as additional cache lines are accessed by core(s) 106.
- PTB handler 1 16 may be implemented in other hardware, such as a prefetch module, or software or a combination of hardware and software. PTB handler 1 16 may be applied to data and instruction prefetching independently and may co-exist with other prefetchers.
- Memory 104 may represent any type of memory, such as static or dynamic random access memory (RAM). In one embodiment, memory 104 represents double data rate synchronous dynamic RAM (DDR-SDRAM), however the present invention is not limited to any type of memory. Memory 104 may be logically divided into pages, such as page 120, for caching and addressing. Each page 120 may contain a fixed number of lines 122. In one embodiment, page 120 contains 64 lines 122. In another embodiment, page 120 represents a memory region whose size may be configurable through firmware or software.
- RAM static or dynamic random access memory
- DDR-SDRAM double data rate synchronous dynamic RAM
- page tracker buffer 1 12 may include any number of entries, accessible through index 208, which each may include address 202, access signature 204, and reuse signature 206.
- PTB 1 12 may include a same number of entries as TLB 110.
- PTB 112 may include more or fewer entries than TLB 1 10.
- PTB 1 12 may include 64 entries.
- PTB 112 may include 1024 entries.
- address 202 may contain more or fewer bits for identifying a page 120 (or another memory region). While shown as including 64 bits, access signature 204 and reuse signature 206 may contain more or fewer bits for identifying lines 122 of a page 120.
- set bits of access signature 204 indicate the lines 122 of page 120 that were accessed by core(s) 106 in a prior addressing of page 120 in TLB 110.
- set bits of reuse signature 206 indicate the lines 122 of page 120 that were accessed multiple times by core(s) 106 in a prior addressing of page 120 in TLB 110.
- FIG. 3 shown is a flow chart of an example method for utilizing an access signature in accordance with an embodiment of the present invention.
- the method begins with PTB handler 116 loading (302) access signature 204 associated with a cache page 120 into PTB 112 after writing back any evicted entry to page tracker memory table 118.
- PTB handler 1 16 loads access signature 204 after a TLB 1 10 miss and writes back any access signature being replaced.
- PTB handler 1 16 may prefetch (304) lines 122, into level two cache 1 14, for example, indicated by access signature 204 as having been accessed by core(s) 106 previously.
- PTB handler 1 16 may update (306) access signature 204.
- PTB handler 116 adds bits to the retrieved access signature 204 as any additional lines are requested and fetched.
- PTB handler 1 16 may use the retrieved access signature 204 for prefetching and may regenerate the access signature for writing back to memory to be used on a subsequent page access.
- FIG. 4 shown is a flow chart of an example method for utilizing a reuse signature in accordance with an embodiment of the present invention.
- the method begins with PTB handler 116 loading (402) reuse signature 206 associated with a cache page 120 into PTB 112 after writing back any evicted entry to page tracker memory table 118.
- PTB handler 1 16 loads reuse signature 206 after a TLB 110 miss.
- PTB handler 1 16 may prioritize (404) replacement policy for those cache lines in level two cache 1 14 indicated by reuse signature 206 as having been accessed by multiple times by core(s) 106 previously.
- PTB handler 116 may set as most recently used those cache lines with a bit set in reuse signature 206.
- PTB handler 1 16 may set as least recently used those cache lines without a bit set in reuse signature 206.
- PTB handler 116 may update (406) reuse signature 206 as any additional lines are requested multiple times.
- multiprocessor system 500 is a point-to-point interconnect system, and includes a first processor 570 and a second processor 580 coupled via a point-to-point interconnect 550.
- processors 570 and 580 may be multicore processors, including first and second processor cores (i.e., processor cores 574a and 574b and processor cores 584a and 584b).
- processors may include PTB hardware, software, and firmware in accordance with an embodiment of the present invention.
- first processor 570 further includes a memory controller hub (MCH) 572 and point-to-point (P-P) interfaces 576 and 578.
- second processor 580 includes a MCH 582 and P-P interfaces 586 and 588.
- MCH's 572 and 582 couple the processors to respective memories, namely a memory 532 and a memory 534, which may be portions of main memory (e.g., a dynamic random access memory (DRAM)) locally attached to the respective processors, each of which may include page tracker memory tables in accordance with one embodiment of the present invention.
- First processor 570 and second processor 580 may be coupled to a chipset 590 via P-P interconnects 552 and 554, respectively.
- chipset 590 includes P-P interfaces 594 and 598.
- chipset 590 includes an interface 592 to couple chipset 590 with a high performance graphics engine 538.
- chipset 590 may be coupled to a first bus 516 via an interface 596.
- various I/O devices 514 may be coupled to first bus 516, along with a bus bridge 518 which couples first bus 516 to a second bus 520.
- Various devices may be coupled to second bus 520 including, for example, a keyboard/mouse 522, communication devices 526 and a data storage unit 528 such as a disk drive or other mass storage device which may include code 530, in one embodiment.
- an audio I/O 524 may be coupled to second bus 520.
- Embodiments may be implemented in code and may be stored on a storage medium having stored thereon instructions which can be used to program a system to perform the instructions.
- the storage medium may include, but is not limited to, any type of disk including floppy disks, optical disks, compact disk read-only memories (CD- ROMs), compact disk rewritables (CD-RWs), and magneto-optical disks, semiconductor devices such as read-only memories (ROMs), random access memories (RAMs) such as dynamic random access memories (DRAMs), static random access memories (SRAMs), erasable programmable read-only memories (EPROMs), flash memories, electrically erasable programmable read-only memories (EEPROMs), magnetic or optical cards, or any other type of media suitable for storing electronic instructions.
- ROMs read-only memories
- RAMs random access memories
- DRAMs dynamic random access memories
- SRAMs static random access memories
- EPROMs erasable programmable read-only memories
- EEPROMs
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP11798876.6A EP2585916B1 (en) | 2010-06-23 | 2011-06-22 | Region based technique for accurately predicting memory accesses |
KR1020127034132A KR101485651B1 (en) | 2010-06-23 | 2011-06-22 | Region based technique for accurately predicting memory accesses |
CN201180041024.6A CN103038748B (en) | 2010-06-23 | 2011-06-22 | The technology based on region for accurate predicting access of storage |
JP2013516745A JP5697279B2 (en) | 2010-06-23 | 2011-06-22 | Area-based technology to accurately predict memory access |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/821,935 US9418011B2 (en) | 2010-06-23 | 2010-06-23 | Region based technique for accurately predicting memory accesses |
US12/821,935 | 2010-06-23 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2011163407A2 true WO2011163407A2 (en) | 2011-12-29 |
WO2011163407A3 WO2011163407A3 (en) | 2012-04-12 |
Family
ID=45353674
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2011/041511 WO2011163407A2 (en) | 2010-06-23 | 2011-06-22 | Region based technique for accurately predicting memory accesses |
Country Status (7)
Country | Link |
---|---|
US (1) | US9418011B2 (en) |
EP (1) | EP2585916B1 (en) |
JP (1) | JP5697279B2 (en) |
KR (1) | KR101485651B1 (en) |
CN (2) | CN103038748B (en) |
TW (2) | TWI590156B (en) |
WO (1) | WO2011163407A2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104995597A (en) * | 2013-03-13 | 2015-10-21 | 英特尔公司 | Techniques for enabling bit-parallel wide string matching with a SIMD register |
US9418011B2 (en) | 2010-06-23 | 2016-08-16 | Intel Corporation | Region based technique for accurately predicting memory accesses |
US11379381B2 (en) | 2019-01-07 | 2022-07-05 | SK Hynix Inc. | Main memory device having heterogeneous memories, computer system including the same, and data management method thereof |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8683136B2 (en) * | 2010-12-22 | 2014-03-25 | Intel Corporation | Apparatus and method for improving data prefetching efficiency using history based prefetching |
US9092341B2 (en) | 2012-07-10 | 2015-07-28 | International Business Machines Corporation | Methods of cache preloading on a partition or a context switch |
JP6088951B2 (en) * | 2013-09-20 | 2017-03-01 | 株式会社東芝 | Cache memory system and processor system |
US9513805B2 (en) | 2014-04-15 | 2016-12-06 | International Business Machines Corporation | Page table including data fetch width indicator |
US9582282B2 (en) * | 2014-07-17 | 2017-02-28 | Arm Limited | Prefetching using a prefetch lookup table identifying previously accessed cache lines |
EP3129887B1 (en) * | 2014-12-14 | 2018-08-15 | VIA Alliance Semiconductor Co., Ltd. | Multiple data prefetchers that defer to one another based on prefetch effectiveness by memory access type |
US20160255169A1 (en) * | 2015-02-27 | 2016-09-01 | Futurewei Technologies, Inc. | Method and system for smart object eviction for proxy cache |
US9594678B1 (en) | 2015-05-27 | 2017-03-14 | Pure Storage, Inc. | Preventing duplicate entries of identical data in a storage device |
US10482010B2 (en) * | 2017-06-29 | 2019-11-19 | Intel Corporation | Persistent host memory buffer |
CN110442382B (en) * | 2019-07-31 | 2021-06-15 | 西安芯海微电子科技有限公司 | Prefetch cache control method, device, chip and computer readable storage medium |
KR20210108749A (en) * | 2020-02-26 | 2021-09-03 | 삼성전자주식회사 | Accelerator, method for operating the same and accelerator system including the same |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090182947A1 (en) | 2005-11-30 | 2009-07-16 | Red Hat, Inc. | Method of tuning a cache |
Family Cites Families (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04259048A (en) | 1991-02-14 | 1992-09-14 | Fujitsu Ltd | Pre-read data control system using statistic information |
US5931945A (en) * | 1994-04-29 | 1999-08-03 | Sun Microsystems, Inc. | Graphic system for masking multiple non-contiguous bytes having decode logic to selectively activate each of the control lines based on the mask register bits |
US6055621A (en) * | 1996-02-12 | 2000-04-25 | International Business Machines Corporation | Touch history table |
US5752261A (en) * | 1996-11-07 | 1998-05-12 | Ncr Corporation | Method and apparatus for detecting thrashing in a cache memory |
US5960454A (en) * | 1996-12-19 | 1999-09-28 | International Business Machines Corporation | Avoiding cache collisions between frequently accessed, pinned routines or data structures |
US6317810B1 (en) * | 1997-06-25 | 2001-11-13 | Sun Microsystems, Inc. | Microprocessor having a prefetch cache |
US6047363A (en) * | 1997-10-14 | 2000-04-04 | Advanced Micro Devices, Inc. | Prefetching data using profile of cache misses from earlier code executions |
US5941981A (en) | 1997-11-03 | 1999-08-24 | Advanced Micro Devices, Inc. | System for using a data history table to select among multiple data prefetch algorithms |
US6490654B2 (en) * | 1998-07-31 | 2002-12-03 | Hewlett-Packard Company | Method and apparatus for replacing cache lines in a cache memory |
US6223309B1 (en) * | 1998-10-02 | 2001-04-24 | International Business Machines Corporation | Method and apparatus for ECC logic test |
JP3512678B2 (en) * | 1999-05-27 | 2004-03-31 | 富士通株式会社 | Cache memory control device and computer system |
US6804769B1 (en) | 2000-02-18 | 2004-10-12 | Hewlett-Packard Development Company, L.P. | Unified buffer for tracking disparate long-latency operations in a microprocessor |
US6535966B1 (en) | 2000-05-17 | 2003-03-18 | Sun Microsystems, Inc. | System and method for using a page tracking buffer to reduce main memory latency in a computer system |
US6678795B1 (en) * | 2000-08-15 | 2004-01-13 | International Business Machines Corporation | Method and apparatus for memory prefetching based on intra-page usage history |
EP1182559B1 (en) * | 2000-08-21 | 2009-01-21 | Texas Instruments Incorporated | Improved microprocessor |
US6523093B1 (en) | 2000-09-29 | 2003-02-18 | Intel Corporation | Prefetch buffer allocation and filtering system |
US6640285B1 (en) * | 2000-10-26 | 2003-10-28 | Emc Corporation | Method and apparatus for improving the efficiency of cache memories using stored activity measures |
US6832296B2 (en) * | 2002-04-09 | 2004-12-14 | Ip-First, Llc | Microprocessor with repeat prefetch instruction |
US7020762B2 (en) * | 2002-12-24 | 2006-03-28 | Intel Corporation | Method and apparatus for determining a dynamic random access memory page management implementation |
US7194582B1 (en) * | 2003-05-30 | 2007-03-20 | Mips Technologies, Inc. | Microprocessor with improved data stream prefetching |
US7467131B1 (en) * | 2003-09-30 | 2008-12-16 | Google Inc. | Method and system for query data caching and optimization in a search engine system |
US7356651B2 (en) * | 2004-01-30 | 2008-04-08 | Piurata Technologies, Llc | Data-aware cache state machine |
US7975108B1 (en) * | 2004-03-25 | 2011-07-05 | Brian Holscher | Request tracking data prefetcher apparatus |
US7386679B2 (en) | 2004-04-15 | 2008-06-10 | International Business Machines Corporation | System, method and storage medium for memory management |
US7950012B2 (en) * | 2005-03-16 | 2011-05-24 | Oracle America, Inc. | Facilitating communication and synchronization between main and scout threads |
US7496730B2 (en) * | 2005-04-15 | 2009-02-24 | Microsoft Corporation | System and method for reducing the number of translation buffer invalidates an operating system needs to issue |
JP4160589B2 (en) | 2005-10-31 | 2008-10-01 | 富士通株式会社 | Arithmetic processing device, information processing device, and memory access method for arithmetic processing device |
US7386673B2 (en) | 2005-11-30 | 2008-06-10 | Red Hat, Inc. | Method for tracking of non-resident pages |
WO2007068122A1 (en) * | 2005-12-16 | 2007-06-21 | Univ Western Ontario | System and method for cache management |
GB0603552D0 (en) * | 2006-02-22 | 2006-04-05 | Advanced Risc Mach Ltd | Cache management within a data processing apparatus |
US7478197B2 (en) * | 2006-07-18 | 2009-01-13 | International Business Machines Corporation | Adaptive mechanisms for supplying volatile data copies in multiprocessor systems |
JP2008102745A (en) | 2006-10-19 | 2008-05-01 | Toshiba Corp | Pre-fetching mechanism of instruction cache memory |
US7797503B2 (en) * | 2007-06-26 | 2010-09-14 | International Business Machines Corporation | Configurable memory system and method for providing atomic counting operations in a memory device |
US8423715B2 (en) * | 2008-05-01 | 2013-04-16 | International Business Machines Corporation | Memory management among levels of cache in a memory hierarchy |
US9569363B2 (en) * | 2009-03-30 | 2017-02-14 | Via Technologies, Inc. | Selective prefetching of physically sequential cache line to cache line that includes loaded page table entry |
US8161246B2 (en) * | 2009-03-30 | 2012-04-17 | Via Technologies, Inc. | Prefetching of next physically sequential cache line after cache line that includes loaded page table entry |
US8677049B2 (en) * | 2009-04-13 | 2014-03-18 | Advanced Micro Devices, Inc. | Region prefetcher and methods thereof |
US8332587B2 (en) * | 2009-05-28 | 2012-12-11 | International Business Machines Corporation | Cache line use history based done bit modification to I-cache replacement scheme |
US8291169B2 (en) * | 2009-05-28 | 2012-10-16 | International Business Machines Corporation | Cache line use history based done bit modification to D-cache replacement scheme |
CN101719105B (en) * | 2009-12-31 | 2012-01-04 | 中国科学院计算技术研究所 | Optimization method and optimization system for memory access in multi-core system |
US9418011B2 (en) | 2010-06-23 | 2016-08-16 | Intel Corporation | Region based technique for accurately predicting memory accesses |
-
2010
- 2010-06-23 US US12/821,935 patent/US9418011B2/en not_active Expired - Fee Related
-
2011
- 2011-06-22 CN CN201180041024.6A patent/CN103038748B/en not_active Expired - Fee Related
- 2011-06-22 EP EP11798876.6A patent/EP2585916B1/en active Active
- 2011-06-22 TW TW100121833A patent/TWI590156B/en not_active IP Right Cessation
- 2011-06-22 TW TW104110229A patent/TWI603264B/en not_active IP Right Cessation
- 2011-06-22 CN CN201610800912.6A patent/CN106294212B/en not_active Expired - Fee Related
- 2011-06-22 WO PCT/US2011/041511 patent/WO2011163407A2/en active Application Filing
- 2011-06-22 KR KR1020127034132A patent/KR101485651B1/en active IP Right Grant
- 2011-06-22 JP JP2013516745A patent/JP5697279B2/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090182947A1 (en) | 2005-11-30 | 2009-07-16 | Red Hat, Inc. | Method of tuning a cache |
Non-Patent Citations (1)
Title |
---|
See also references of EP2585916A4 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9418011B2 (en) | 2010-06-23 | 2016-08-16 | Intel Corporation | Region based technique for accurately predicting memory accesses |
CN104995597A (en) * | 2013-03-13 | 2015-10-21 | 英特尔公司 | Techniques for enabling bit-parallel wide string matching with a SIMD register |
US11379381B2 (en) | 2019-01-07 | 2022-07-05 | SK Hynix Inc. | Main memory device having heterogeneous memories, computer system including the same, and data management method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN103038748A (en) | 2013-04-10 |
EP2585916A2 (en) | 2013-05-01 |
JP2013529815A (en) | 2013-07-22 |
CN106294212B (en) | 2020-02-21 |
WO2011163407A3 (en) | 2012-04-12 |
TW201224923A (en) | 2012-06-16 |
KR20130040952A (en) | 2013-04-24 |
EP2585916A4 (en) | 2014-03-19 |
TW201528136A (en) | 2015-07-16 |
TWI603264B (en) | 2017-10-21 |
JP5697279B2 (en) | 2015-04-08 |
US20110320762A1 (en) | 2011-12-29 |
US9418011B2 (en) | 2016-08-16 |
CN103038748B (en) | 2016-10-05 |
KR101485651B1 (en) | 2015-01-22 |
TWI590156B (en) | 2017-07-01 |
EP2585916B1 (en) | 2019-09-11 |
CN106294212A (en) | 2017-01-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9418011B2 (en) | Region based technique for accurately predicting memory accesses | |
US8161246B2 (en) | Prefetching of next physically sequential cache line after cache line that includes loaded page table entry | |
AU2011296479B2 (en) | Method and apparatus for fuzzy stride prefetch | |
US6782453B2 (en) | Storing data in memory | |
US20060075194A1 (en) | List based method and apparatus for selective and rapid cache flushes | |
US20040117587A1 (en) | Hardware managed virtual-to-physical address translation mechanism | |
US20120102273A1 (en) | Memory agent to access memory blade as part of the cache coherency domain | |
US20040117588A1 (en) | Access request for a data processing system having no system memory | |
US9317448B2 (en) | Methods and apparatus related to data processors and caches incorporated in data processors | |
JP2008542948A (en) | Microprocessor with configurable translation lookaside buffer | |
EP3423946B1 (en) | Write-allocation for a cache based on execute permissions | |
JP2012212440A (en) | Caching memory attribute indicators with cached memory data | |
JP2009512943A (en) | Multi-level translation index buffer (TLBs) field updates | |
CN110858181A (en) | Apparatus and method for performing address translation | |
CN112416817A (en) | Prefetching method, information processing apparatus, device, and storage medium | |
US20040117591A1 (en) | Data processing system having no system memory | |
US20050055528A1 (en) | Data processing system having a physically addressed cache of disk memory | |
US10013352B2 (en) | Partner-aware virtual microsectoring for sectored cache architectures | |
WO2002027498A2 (en) | System and method for identifying and managing streaming-data | |
Harris et al. | 8-memory systems | |
CN111198827B (en) | Page table prefetching method and device | |
Park et al. | Analysis of memory access latency considering page faults and TLB misses in NVM storage | |
US20040117589A1 (en) | Interrupt mechanism for a data processing system having hardware managed paging of disk data | |
US8788789B2 (en) | Power filter in data translation look-aside buffer based on an input linear address | |
KUMAR | Performance improvement by Software controlled Cache Architecture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201180041024.6 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 11798876 Country of ref document: EP Kind code of ref document: A2 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2011798876 Country of ref document: EP |
|
ENP | Entry into the national phase in: |
Ref document number: 2013516745 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10625/CHENP/2012 Country of ref document: IN |
|
NENP | Non-entry into the national phase in: |
Ref country code: DE |
|
ENP | Entry into the national phase in: |
Ref document number: 20127034132 Country of ref document: KR Kind code of ref document: A |