WO2011052357A1 - Pwm limiter circuit - Google Patents

Pwm limiter circuit Download PDF

Info

Publication number
WO2011052357A1
WO2011052357A1 PCT/JP2010/067606 JP2010067606W WO2011052357A1 WO 2011052357 A1 WO2011052357 A1 WO 2011052357A1 JP 2010067606 W JP2010067606 W JP 2010067606W WO 2011052357 A1 WO2011052357 A1 WO 2011052357A1
Authority
WO
WIPO (PCT)
Prior art keywords
duty ratio
voltage
switch
pwm
reference voltage
Prior art date
Application number
PCT/JP2010/067606
Other languages
French (fr)
Inventor
Takuro Ohmaru
Yoshiaki Ito
Original Assignee
Semiconductor Energy Laboratory Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co., Ltd. filed Critical Semiconductor Energy Laboratory Co., Ltd.
Priority to KR1020127006246A priority Critical patent/KR101728185B1/en
Publication of WO2011052357A1 publication Critical patent/WO2011052357A1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K7/00—Modulating pulses with a continuously-variable modulating signal
    • H03K7/08—Duration or width modulation ; Duty cycle modulation
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H7/00—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions
    • H02H7/10—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers
    • H02H7/12—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers for static converters or rectifiers
    • H02H7/1213—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers for static converters or rectifiers for DC-DC converters
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
    • H02M1/081—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters wherein the phase of the control voltage is adjustable with reference to the AC source
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
    • H02M3/34—Conversion of dc power input into dc power output with intermediate conversion into ac by dynamic converters
    • H02M3/36—Conversion of dc power input into dc power output with intermediate conversion into ac by dynamic converters using mechanical parts to select progressively or to vary continuously the input potential

Definitions

  • the technical field of the present invention relates to a PWM limiter circuit applicable to a power supply circuit or the like (e.g., a switching regulator).
  • a PWM limiter circuit applicable to a power supply circuit or the like (e.g., a switching regulator).
  • Pulse width modulation (PWM) control used in a power supply circuit raises or lowers input voltage by a change in duty ratio of a PWM signal.
  • FIG 5 illustrates a structure example of a PWM control circuit.
  • the PWM control circuit includes an error amplifier 50, a reference voltage generation circuit 60, a PWM limiter circuit 70, an oscillator 80 for generating a triangle wave, and a PWM comparator 90.
  • the error amplifier 50 amplifies a difference between feedback voltage V ⁇ , and reference voltage and outputs voltage V en .
  • the reference voltage generation circuit 60 generates the reference voltage and reference voltage V I f.
  • the PWM limiter circuit 70 controls its output voltage ers by comparing the voltage V en output from the error amplifier 50 and the reference voltage V f with each other.
  • the oscillator 80 generates a triangle wave V osc that is a signal needed for generation of a PWM signal.
  • the PWM comparator 90 outputs a PWM signal from the voltage V exs output from the PWM limiter circuit 70 and the triangle wave V osc generated in the oscillator 80.
  • Reference 1 discloses a method for controlling the duty ratio of a PWM signal by input of the highest duty ratio voltage to a comparator when voltage output from an error amplifier is higher than the highest duty ratio voltage as a method of limiter control.
  • the duty ratio of the PWM signal is zero immediately after the start of PWM control, so that problems such as generation of noise due to ringing of current flowing through a coil and unstable operation of a constant voltage control circuit occur.
  • a PWM limiter circuit has a structure with which a signal output from the PWM limiter circuit can be prevented from being higher than a certain value or lower than a certain value.
  • the PWM limiter circuit includes a first terminal to which the highest duty ratio reference voltage is input, a second terminal to which the lowest duty ratio reference voltage is input, a comparator for comparing a voltage input to a third terminal and the highest duty ratio reference voltage with each other, a comparator for comparing the voltage input to the third terminal and the lowest duty ratio reference voltage with each other, a first switch which is turned on when the voltage input to the third terminal is higher than the highest duty ratio reference voltage, a second switch which is turned on when the voltage input to the third terminal is lower than the lowest duty ratio reference voltage, a third switch which is turned on when the voltage input to the third terminal is higher than the lowest duty ratio reference voltage and lower than the highest duty ratio reference voltage, and an output terminal which is electrically connected to the first switch, the second switch, and the third switch.
  • FIG 1 is a circuit diagram of a PWM limiter circuit
  • FIG 2 is a circuit diagram of a PWM limiter circuit
  • FIGS. 3A and 3B are graphs illustrating generation of a PWM signal when voltage V esammlung output from an error amplifier is sometimes lower than the lowest duty ratio reference voltage V Te a_;
  • FIGS. 4A and 4B are graphs illustrating generation of a PWM signal when voltage err output from an error amplifier is sometimes higher than the highest duty ratio reference voltage V te fn;
  • FIG. 5 is a circuit diagram illustrating a structure example of a PWM control circuit.
  • FIG 6 is a circuit diagram illustrating a structure example of DC-DC converter including a PWM control circuit.
  • FIG. 1 is a circuit diagram of a PWM limiter circuit in this embodiment.
  • the PWM limiter circuit includes a comparator circuit 20, a controller circuit 30, and a switch circuit 40.
  • Voltage V en output from an error amplifier is input to an input terminal 10.
  • the highest duty ratio reference voltage V ie fn is input to an input terminal 11.
  • the lowest duty ratio reference voltage V K fL is input to an input terminal 12.
  • a circuit for outputting the highest duty ratio reference voltage V te m and the lowest duty ratio reference voltage V teiL may be an operational amplifier.
  • the comparator circuit 20 compares the voltage output from the error amplifier with the highest duty ratio reference voltage V re or the lowest duty ratio reference voltage K re n,.
  • the comparator circuit 20 includes comparators 21 and 22.
  • the voltage V en output from the error amplifier is input to a noninversion input terminal of the comparator 21.
  • the highest duty ratio reference voltage K re fH is input to an inversion input terminal of the comparator 21.
  • the lowest duty ratio reference voltage V re fL is input to a noninversion input terminal of the comparator 22.
  • the voltage V en output from the error amplifier is input to an inversion input terminal of the comparator 22.
  • the controller circuit 30 generates a signal for controlling a signal output from the comparator circuit 20 with the switch circuit 40.
  • the controller circuit 30 includes NOT gates 31 and 32 and NOR gates 33 to
  • the switch circuit 40 includes switches 41 to 43.
  • the switches 41 to 43 are MOS switches including NMOS transistors.
  • the transistors included in the switch circuit 40 are thin film transistors including silicon in channel layers. Note that the transistors included in the switch circuit 40 are not limited to single-gate transistors. Multi-gate transistors such as double-gate transistors may be used.
  • channel layers of the transistors included in the switch circuit 40 are not limited to silicon. An oxide semiconductor or the like may be used.
  • switches 41 to 43 are not limited to having these structures as long as on states and off states of the switches 41 to 43 are switched in response to a signal from the controller circuit 30.
  • the duty ratio of a PWM signal is controlled in such a manner that the voltage K err output from the error amplifier and a triangle wave V osc are compared with each other in a PWM comparator and the difference therebetween is amplified.
  • the PWM comparator compares the voltage V esammlung output from the error amplifier and the triangle wave K osc with each other. In the case where the signal level of the triangle wave V osc is higher than the voltage V en output from the error amplifier, an H-level (a high-level) signal is output as a PWM signal. In contrast, in the case where the signal level of the triangle wave V osc is lower than the voltage V en output from the error amplifier, an L-level (a low-level) signal is output as the PWM signal.
  • the PWM signal does not have a duty ratio.
  • the PWM signal does not have a duty ratio.
  • the switch 43 is turned on, and the lowest duty ratio reference voltage K re fL is output as the voltage K ers output from the PWM limiter circuit.
  • FIGS. 3A and 3B are graphs illustrating generation of a PWM signal when the voltage V esammlung output from the error amplifier is sometimes lower than the lowest duty ratio reference voltage F re fL.
  • the vertical axis indicates voltage [V] and the horizontal axis indicates time [s].
  • a line 100 indicates the triangle wave V OSC .
  • a line 110 indicates the voltage V M output from the error amplifier.
  • a line 120 indicates the lowest duty ratio reference voltage F re fL- [0044]
  • a line 130 indicates a PWM signal generated from the triangle wave and the voltage output from the error amplifier or the lowest duty ratio reference voltage in FIG 3A.
  • the voltage V ERR output from the error amplifier is lower than the lowest duty ratio reference voltage V, EFI _. Therefore, the lowest duty ratio reference voltage K re fL is output as the voltage V TS output from the PWM limiter circuit.
  • the switch 41 is turned on, and the highest duty ratio reference voltage K re fH is output as the voltage ers output from the PWM limiter circuit.
  • FIGS. 4A and 4B are graphs illustrating generation of a PWM signal when the voltage V CTJ output from the error amplifier is sometimes higher than the highest duty ratio reference voltage V K m- [0049]
  • the vertical axis indicates voltage [V] and the horizontal axis indicates time [s].
  • the line 100 indicates the triangle wave V OSC .
  • the line 110 indicates the voltage V M output from the error amplifier.
  • a line 140 indicates the highest duty ratio reference voltage V !£ M- [0050]
  • the vertical axis indicates voltage [V] and the horizontal axis indicates time [s].
  • the line 130 indicates a PWM signal generated from the triangle wave and the voltage output from the error amplifier or the highest duty ratio reference voltage in FIG 4A.
  • the voltage V err output from the error amplifier is higher than the highest duty ratio reference voltage V Te m- Therefore, the highest duty ratio reference voltage V ie m is output as the voltage K ers output from the PWM limiter circuit.
  • the switch 42 is turned on, and the voltage V en output from the error amplifier is output as the voltage V eis output from the PWM limiter circuit.
  • the voltage V eTS output from the PWM limiter circuit always exists in the amplitude of the triangle wave Vosci so that a PWM signal always has a duty ratio.
  • FIG 2 is a circuit diagram of a PWM limiter circuit in this embodiment.
  • the PWM limiter circuit differs from the PWM limiter circuit in FIG 1 in the structures of the switch circuit 40 and the controller circuit 30.
  • a switch 44 is a MOS switch including a PMOS transistor Ql.
  • a PMOS transistor Q2 whose source and drain are short-circuited is provided as a dummy switch for compensating feedthrough electric charge from a gate when the PMOS transistor Ql is turned off.
  • the PMOS transistor Ql which is a MOS switch and the PMOS transistor Q2 which is a dummy switch are driven with pulses whose phases are opposite.
  • NOT gate 36 is provided in the controller circuit 30.
  • a switch 45 is a MOS switch (a transmission gate) including a PMOS transistor Q3 and an NMOS transistor Q4.
  • a NOT gate 37 is provided in the controller circuit 30 in order to drive the switch 45.
  • a switch 46 is a MOS switch including an NMOS transistor Q5, to which an NMOS transistor Q6 is added as a dummy switch.
  • a NOT gate 38 is provided in the controller circuit 30 in order to drive the switch 46.
  • the polarities of the transistors used as the MOS switches are not limited to them; however, it is advantageous to connect the switch 44 which is the MOS switch including the PMOS transistor Ql to the input terminal 11 to which the highest duty ratio reference voltage K re fH is input.
  • the advantage of the above structure is that gate-source voltage (K gs ) of the PMOS transistor Ql is raised and source-drain resistance (/?ds) is lowered.
  • a method for controlling a PWM signal with the PWM limiter circuit in FIG 2 is similar to a method for controlling a PWM signal with the PWM limiter circuit in FIG 1.
  • FIG. 6 is a circuit diagram of a DC-DC converter which includes a PWM control circuit having the PWM limiter circuit described in Embodiments 1 and 2.
  • a DC-DC converter 200 described in this embodiment includes a power transistor 210, a coil 220, a diode 230, a capacitor 240, a resistor 250, a resistor 260, and a PWM control circuit 270.
  • voltage obtained by division of output voltage is monitored with the PWM control circuit 270, and the level of the output voltage is set to a desired level.
  • the PWM control circuit 270 controls a PWM signal used for driving the power transistor 210.
  • the structure of the PWM control circuit 270 is similar to that of the circuit illustrated in FIG. 5.
  • the PWM limiter circuit included in the PWM control circuit 270 controls the upper and lower limits of the duty ratio of a PWM signal.
  • the structure of the PWM limiter circuit in this embodiment is similar to those of FIG 1 and FIG 2.
  • a method for controlling a PWM signal with the PWM limiter circuit is similar to those of Embodiments 1 and 2; thus, description of such a method is omitted. This application is based on Japanese Patent Application serial No.

Abstract

The duty ratio of a PWM signal is prevented from being zero immediately after the start of PWM control, for example. A PWM limiter circuit has a structure with which a signal output from the PWM limiter circuit can be prevented from being higher than a certain value or lower than a certain value. The PWM limiter circuit includes a comparator circuit, a controller circuit, and a switch circuit. The highest duty ratio reference voltage V refH is input to a first input terminal. The lowest duty ratio reference voltage V refL is input to a second input terminal. Voltage V err output from an error amplifier is input to a third input terminal.

Description

DESCRIPTION
PWM LIMITER CIRCUIT TECHNICAL FIELD
[0001]
The technical field of the present invention relates to a PWM limiter circuit applicable to a power supply circuit or the like (e.g., a switching regulator). BACKGROUND ART
[0002]
Pulse width modulation (PWM) control used in a power supply circuit raises or lowers input voltage by a change in duty ratio of a PWM signal.
[0003]
FIG 5 illustrates a structure example of a PWM control circuit. The PWM control circuit includes an error amplifier 50, a reference voltage generation circuit 60, a PWM limiter circuit 70, an oscillator 80 for generating a triangle wave, and a PWM comparator 90.
[0004]
The error amplifier 50 amplifies a difference between feedback voltage V^, and reference voltage and outputs voltage Ven.
[0005]
The reference voltage generation circuit 60 generates the reference voltage and reference voltage VI f.
[0006]
The PWM limiter circuit 70 controls its output voltage ers by comparing the voltage Ven output from the error amplifier 50 and the reference voltage V f with each other.
[0007]
The oscillator 80 generates a triangle wave Vosc that is a signal needed for generation of a PWM signal.
[0008] The PWM comparator 90 outputs a PWM signal from the voltage Vexs output from the PWM limiter circuit 70 and the triangle wave Vosc generated in the oscillator 80.
[0009]
In PWM control, when a duty ratio represented by a ratio of the pulse width of a PWM signal to the cycle of the PWM signal is higher than or equal to a certain ratio (80 %), harmonic noise might be generated. Further, an element might be damaged by supply of excessive current.
[0010]
Therefore, in order to perform PWM control without the above problems, it is necessary to perform limiter control for preventing the duty ratio of a PWM signal from being higher than a certain ratio.
[0011]
Reference 1 discloses a method for controlling the duty ratio of a PWM signal by input of the highest duty ratio voltage to a comparator when voltage output from an error amplifier is higher than the highest duty ratio voltage as a method of limiter control.
[Reference]
[0012]
Reference 1 : Japanese Published Patent Application No. H10-127047
DISCLOSURE OF INVENTION
[0013]
Even in the case where limiter control is performed in order to prevent the duty ratio of a PWM signal from being higher than a certain ratio, the duty ratio of the PWM signal is zero immediately after the start of PWM control, so that problems such as generation of noise due to ringing of current flowing through a coil and unstable operation of a constant voltage control circuit occur.
[0014]
Similarly, in the case where PWM control is performed using a device where input voltage greatly fluctuates, such as a solar cell, as a power source, the duty ratio of a PWM signal is zero. [0015]
A PWM limiter circuit has a structure with which a signal output from the PWM limiter circuit can be prevented from being higher than a certain value or lower than a certain value.
[0016]
One embodiment of the present invention is a PWM limiter circuit. The PWM limiter circuit includes a first terminal to which the highest duty ratio reference voltage is input, a second terminal to which the lowest duty ratio reference voltage is input, a comparator for comparing a voltage input to a third terminal and the highest duty ratio reference voltage with each other, a comparator for comparing the voltage input to the third terminal and the lowest duty ratio reference voltage with each other, a first switch which is turned on when the voltage input to the third terminal is higher than the highest duty ratio reference voltage, a second switch which is turned on when the voltage input to the third terminal is lower than the lowest duty ratio reference voltage, a third switch which is turned on when the voltage input to the third terminal is higher than the lowest duty ratio reference voltage and lower than the highest duty ratio reference voltage, and an output terminal which is electrically connected to the first switch, the second switch, and the third switch.
[0017]
By control of a PWM signal so that the duty ratio of the PWM signal is prevented from being zero, generation of noise can be suppressed and unstable operation can be prevented.
BRIEF DESCRIPTION OF DRAWINGS
[0018]
In the accompanying drawings:
FIG 1 is a circuit diagram of a PWM limiter circuit;
FIG 2 is a circuit diagram of a PWM limiter circuit;
FIGS. 3A and 3B are graphs illustrating generation of a PWM signal when voltage Ve„ output from an error amplifier is sometimes lower than the lowest duty ratio reference voltage VTea_;
FIGS. 4A and 4B are graphs illustrating generation of a PWM signal when voltage err output from an error amplifier is sometimes higher than the highest duty ratio reference voltage Vtefn; and
FIG. 5 is a circuit diagram illustrating a structure example of a PWM control circuit.
FIG 6 is a circuit diagram illustrating a structure example of DC-DC converter including a PWM control circuit.
BEST MODE FOR CARRYING OUT THE INVENTION
[0019]
Hereinafter, embodiments of the disclosed invention will be described with reference to the drawings. Note that the disclosed invention is not limited to the following description. It will be readily appreciated by those skilled in the art that modes and details of the disclosed invention can be changed in various ways without departing from the spirit and scope of the disclosed invention. Therefore, the disclosed invention should not be construed as being limited to the following description of the embodiments.
[0020]
(Embodiment 1)
FIG. 1 is a circuit diagram of a PWM limiter circuit in this embodiment. The PWM limiter circuit includes a comparator circuit 20, a controller circuit 30, and a switch circuit 40.
[0021]
Voltage Ven output from an error amplifier is input to an input terminal 10.
[0022]
The highest duty ratio reference voltage Viefn is input to an input terminal 11.
[0023]
The lowest duty ratio reference voltage VKfL is input to an input terminal 12.
[0024]
A circuit for outputting the highest duty ratio reference voltage Vtem and the lowest duty ratio reference voltage VteiL may be an operational amplifier.
[0025]
The comparator circuit 20 compares the voltage
Figure imgf000005_0001
output from the error amplifier with the highest duty ratio reference voltage Vre or the lowest duty ratio reference voltage Kren,.
[0026]
The comparator circuit 20 includes comparators 21 and 22.
[0027]
The voltage Ven output from the error amplifier is input to a noninversion input terminal of the comparator 21. The highest duty ratio reference voltage KrefH is input to an inversion input terminal of the comparator 21.
[0028]
The lowest duty ratio reference voltage VrefL is input to a noninversion input terminal of the comparator 22. The voltage Ven output from the error amplifier is input to an inversion input terminal of the comparator 22.
[0029]
The controller circuit 30 generates a signal for controlling a signal output from the comparator circuit 20 with the switch circuit 40.
[0030]
The controller circuit 30 includes NOT gates 31 and 32 and NOR gates 33 to
35.
[0031]
The switch circuit 40 includes switches 41 to 43. Here, the switches 41 to 43 are MOS switches including NMOS transistors.
[0032]
Here, the transistors included in the switch circuit 40 are thin film transistors including silicon in channel layers. Note that the transistors included in the switch circuit 40 are not limited to single-gate transistors. Multi-gate transistors such as double-gate transistors may be used.
[0033]
Further, the channel layers of the transistors included in the switch circuit 40 are not limited to silicon. An oxide semiconductor or the like may be used.
[0034]
Note that the switches 41 to 43 are not limited to having these structures as long as on states and off states of the switches 41 to 43 are switched in response to a signal from the controller circuit 30.
[0035]
Voltage VeTS output from the PWM limiter circuit is output to an output terminal
13.
[0036]
Next, a method for controlling a PWM signal with the PWM limiter circuit is described.
[0037]
The duty ratio of a PWM signal is controlled in such a manner that the voltage Kerr output from the error amplifier and a triangle wave Vosc are compared with each other in a PWM comparator and the difference therebetween is amplified.
[0038]
The PWM comparator compares the voltage Ve„ output from the error amplifier and the triangle wave Kosc with each other. In the case where the signal level of the triangle wave Vosc is higher than the voltage Ven output from the error amplifier, an H-level (a high-level) signal is output as a PWM signal. In contrast, in the case where the signal level of the triangle wave Vosc is lower than the voltage Ven output from the error amplifier, an L-level (a low-level) signal is output as the PWM signal.
[0039]
In the case where the voltage VeiI output from the error amplifier is lower than the triangle wave V0sc-, the PWM signal does not have a duty ratio. Similarly, in the case where the voltage Ven output from the error amplifier is higher than the triangle wave Vosc, the PWM signal does not have a duty ratio.
[0040]
First, the case where the voltage Ven output from the error amplifier is lower than the lowest duty ratio reference voltage KrefL is described.
[0041]
In this case, the switch 43 is turned on, and the lowest duty ratio reference voltage KrefL is output as the voltage Kers output from the PWM limiter circuit.
[0042]
FIGS. 3A and 3B are graphs illustrating generation of a PWM signal when the voltage Ve„ output from the error amplifier is sometimes lower than the lowest duty ratio reference voltage FrefL.
[0043]
In FIG 3A, the vertical axis indicates voltage [V] and the horizontal axis indicates time [s]. A line 100 indicates the triangle wave VOSC. A line 110 indicates the voltage VM output from the error amplifier. A line 120 indicates the lowest duty ratio reference voltage FrefL- [0044]
In FIG. 3B, the vertical axis indicates voltage [V] and the horizontal axis indicates time [s]. A line 130 indicates a PWM signal generated from the triangle wave and the voltage output from the error amplifier or the lowest duty ratio reference voltage in FIG 3A.
[0045]
In a region 125 in FIG 3 A, the voltage VERR output from the error amplifier is lower than the lowest duty ratio reference voltage V,EFI_. Therefore, the lowest duty ratio reference voltage KrefL is output as the voltage V TS output from the PWM limiter circuit.
[0046]
Next, the case where the voltage err output from the error amplifier is higher than the highest duty ratio reference voltage KrefH is described.
[0047]
In this case, the switch 41 is turned on, and the highest duty ratio reference voltage KrefH is output as the voltage ers output from the PWM limiter circuit.
[0048]
FIGS. 4A and 4B are graphs illustrating generation of a PWM signal when the voltage VCTJ output from the error amplifier is sometimes higher than the highest duty ratio reference voltage VKm- [0049]
In FIG 4A, the vertical axis indicates voltage [V] and the horizontal axis indicates time [s]. The line 100 indicates the triangle wave VOSC. The line 110 indicates the voltage VM output from the error amplifier. A line 140 indicates the highest duty ratio reference voltage V!£M- [0050] In FIG. 4B, the vertical axis indicates voltage [V] and the horizontal axis indicates time [s]. The line 130 indicates a PWM signal generated from the triangle wave and the voltage output from the error amplifier or the highest duty ratio reference voltage in FIG 4A.
[0051]
In a region 145 in FIG 4A, the voltage Verr output from the error amplifier is higher than the highest duty ratio reference voltage VTem- Therefore, the highest duty ratio reference voltage Viem is output as the voltage Kers output from the PWM limiter circuit.
[0052]
Finally, the case where the voltage Ven output from the error amplifier is higher than the lowest duty ratio reference voltage Vt^ and lower than the highest duty ratio reference voltage refH is described.
[0053]
In this case, the switch 42 is turned on, and the voltage Ven output from the error amplifier is output as the voltage Veis output from the PWM limiter circuit.
[0054]
Through the above control, the voltage VeTS output from the PWM limiter circuit always exists in the amplitude of the triangle wave Vosci so that a PWM signal always has a duty ratio.
[0055]
(Embodiment 2)
FIG 2 is a circuit diagram of a PWM limiter circuit in this embodiment. The PWM limiter circuit differs from the PWM limiter circuit in FIG 1 in the structures of the switch circuit 40 and the controller circuit 30.
[0056]
A switch 44 is a MOS switch including a PMOS transistor Ql. A PMOS transistor Q2 whose source and drain are short-circuited is provided as a dummy switch for compensating feedthrough electric charge from a gate when the PMOS transistor Ql is turned off.
[0057]
The PMOS transistor Ql which is a MOS switch and the PMOS transistor Q2 which is a dummy switch are driven with pulses whose phases are opposite. Thus, a
NOT gate 36 is provided in the controller circuit 30.
[0058]
A switch 45 is a MOS switch (a transmission gate) including a PMOS transistor Q3 and an NMOS transistor Q4. A NOT gate 37 is provided in the controller circuit 30 in order to drive the switch 45.
[0059]
A switch 46 is a MOS switch including an NMOS transistor Q5, to which an NMOS transistor Q6 is added as a dummy switch. A NOT gate 38 is provided in the controller circuit 30 in order to drive the switch 46.
[0060]
The polarities of the transistors used as the MOS switches are not limited to them; however, it is advantageous to connect the switch 44 which is the MOS switch including the PMOS transistor Ql to the input terminal 11 to which the highest duty ratio reference voltage KrefH is input. The advantage of the above structure is that gate-source voltage (Kgs) of the PMOS transistor Ql is raised and source-drain resistance (/?ds) is lowered.
[0061]
Similarly, when the switch 46 which is the MOS switch including the NMOS transistor Q5 is connected to the input terminal 12 to which the lowest duty ratio reference voltage refL is input, gate-source voltage (Vgs) of the NMOS transistor Q5 is raised and source-drain resistance (Rds) is lowered, which is effective.
[0062]
Note that a method for controlling a PWM signal with the PWM limiter circuit in FIG 2 is similar to a method for controlling a PWM signal with the PWM limiter circuit in FIG 1.
[0063]
(Embodiment 3)
FIG. 6 is a circuit diagram of a DC-DC converter which includes a PWM control circuit having the PWM limiter circuit described in Embodiments 1 and 2.
[0064]
A DC-DC converter 200 described in this embodiment includes a power transistor 210, a coil 220, a diode 230, a capacitor 240, a resistor 250, a resistor 260, and a PWM control circuit 270. In the DC-DC converter 200, voltage obtained by division of output voltage is monitored with the PWM control circuit 270, and the level of the output voltage is set to a desired level.
[0065]
The PWM control circuit 270 controls a PWM signal used for driving the power transistor 210. The structure of the PWM control circuit 270 is similar to that of the circuit illustrated in FIG. 5. The PWM limiter circuit included in the PWM control circuit 270 controls the upper and lower limits of the duty ratio of a PWM signal. The structure of the PWM limiter circuit in this embodiment is similar to those of FIG 1 and FIG 2. Further, a method for controlling a PWM signal with the PWM limiter circuit is similar to those of Embodiments 1 and 2; thus, description of such a method is omitted. This application is based on Japanese Patent Application serial No.
2009-247700 filed with Japan Patent Office on October 28, 2009, the entire contents of which are hereby incorporated by reference.

Claims

1. A PWM limiter circuit comprising:
a first terminal to which highest duty ratio reference voltage is input;
a second terminal to which lowest duty ratio reference voltage is input;
a comparator for comparing a voltage input to a third terminal with the highest duty ratio reference voltage or the lowest duty ratio reference voltage;
a first switch which is turned on when the voltage input to the third terminal is higher than the highest duty ratio reference voltage;
a second switch which is turned on when the voltage input to the third terminal is lower than the lowest duty ratio reference voltage;
a third switch which is turned on when the voltage input to the third terminal is higher than the lowest duty ratio reference voltage and lower than the highest duty ratio reference voltage; and
an output terminal electrically connected to the first switch, the second switch, and the third switch,
wherein the first switch is electrically connected to the first terminal, the second switch is electrically connected to the second terminal, and the third switch is electrically connected to the third terminal.
2. The PWM limiter circuit according to claim 1,
wherein the first switch is formed using a p-channel transistor, and
wherein the second switch is formed using an n-channel transistor.
3. A DC-DC converter comprising:
a PWM control circuit comprising:
a PWM limiter circuit comprising:
a first terminal to which highest duty ratio reference voltage is input;
a second terminal to which lowest duty ratio reference voltage is input;
a comparator for comparing a voltage input to a third terminal with the highest duty ratio reference voltage or the lowest duty ratio reference voltage; a first switch which is turned on when the voltage input to the third terminal is higher than the highest duty ratio reference voltage;
a second switch which is turned on when the voltage input to the third terminal is lower than the lowest duty ratio reference voltage;
a third switch which is turned on when the voltage input to the third terminal is higher than the lowest duty ratio reference voltage and lower than the highest duty ratio reference voltage; and
an output terminal electrically connected to the first switch, the second switch, and the third switch,
wherein the first switch is electrically connected to the first terminal, the second switch is electrically connected to the second terminal, and the third switch is electrically connected to the third terminal.
4. The PWM limiter circuit according to claim 3,
wherein the first switch is formed using a p-channel transistor, and
wherein the second switch is formed using an n-channel transistor.
PCT/JP2010/067606 2009-10-28 2010-09-30 Pwm limiter circuit WO2011052357A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020127006246A KR101728185B1 (en) 2009-10-28 2010-09-30 Pwm limiter circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2009-247700 2009-10-28
JP2009247700 2009-10-28

Publications (1)

Publication Number Publication Date
WO2011052357A1 true WO2011052357A1 (en) 2011-05-05

Family

ID=43897878

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2010/067606 WO2011052357A1 (en) 2009-10-28 2010-09-30 Pwm limiter circuit

Country Status (5)

Country Link
US (1) US8587270B2 (en)
JP (1) JP5688266B2 (en)
KR (1) KR101728185B1 (en)
TW (1) TWI492544B (en)
WO (1) WO2011052357A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9543933B2 (en) 2010-09-30 2017-01-10 Semiconductor Energy Laboratory Co., Ltd. Control circuit, DCDC converter, and driving method
JP6906978B2 (en) 2016-02-25 2021-07-21 株式会社半導体エネルギー研究所 Semiconductor devices, semiconductor wafers, and electronics
CN108445947B (en) * 2018-05-21 2023-05-02 广州大学 Quick transient response circuit applied to DC-DC converter chip
TWI828131B (en) * 2022-04-27 2024-01-01 國家中山科學研究院 Bidirectional modulation method of current-fed isolated DC-DC converter

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0844465A (en) * 1994-05-26 1996-02-16 Seiko Epson Corp Information processor with efficient power consumption
JP2002369505A (en) * 2001-06-07 2002-12-20 Hitachi Ltd Dc-dc converter and control method therefor

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4769753A (en) * 1987-07-02 1988-09-06 Minnesota Mining And Manufacturing Company Compensated exponential voltage multiplier for electroluminescent displays
JPH01310418A (en) * 1988-06-08 1989-12-14 Aretsukusu Denshi Kogyo Kk Automatic power factor control device
JPH06348220A (en) 1993-06-07 1994-12-22 Fujitsu Ltd Power circuit of display device
JPH10127047A (en) 1996-10-17 1998-05-15 Canon Inc Switching power unit and phase controller
JP2000166129A (en) 1998-11-26 2000-06-16 Sanyo Electric Co Ltd Method and apparatus for reducing stand-by power of noncontact charger
AU2001229632A1 (en) * 2000-01-14 2001-07-24 Design Rite Llc Circuit for driving light-emitting diodes
JP2003534691A (en) * 2000-05-25 2003-11-18 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ PWM limiter
US6448752B1 (en) * 2000-11-21 2002-09-10 Rohm Co., Ltd. Switching regulator
US6940482B2 (en) * 2001-07-13 2005-09-06 Seiko Epson Corporation Electrooptic device and electronic apparatus
JP4873677B2 (en) 2001-09-06 2012-02-08 東北パイオニア株式会社 Driving device for light emitting display panel
US6617834B2 (en) * 2001-09-11 2003-09-09 Texas Instruments Incorporated Switched power supply with voltage regulator having PWM with hysteretic loop controller and method for operating and using same
JP3854173B2 (en) * 2002-02-27 2006-12-06 東北パイオニア株式会社 Driving method of light emitting display panel and organic EL display device
JP2004138958A (en) * 2002-10-21 2004-05-13 Semiconductor Energy Lab Co Ltd Display device
US6674656B1 (en) * 2002-10-28 2004-01-06 System General Corporation PWM controller having a saw-limiter for output power limit without sensing input voltage
JP2005031430A (en) * 2003-07-14 2005-02-03 Tohoku Pioneer Corp Method and device for driving light emitting display panel
US6934645B2 (en) * 2003-09-25 2005-08-23 Infineon Technologies Ag Temperature sensor scheme
JP2005181951A (en) * 2003-11-25 2005-07-07 Tohoku Pioneer Corp Self-light-emitting display module and method for verifying defect state of the same
JP2005157202A (en) * 2003-11-28 2005-06-16 Tohoku Pioneer Corp Self light emitting display device
TWI279970B (en) * 2005-07-20 2007-04-21 Delta Electronics Inc Configuration and controlling method of boost circuit having pulse-width modulation limiting controller
JP2007043825A (en) * 2005-08-03 2007-02-15 Denso Corp Power generation controller for vehicle
JP2009200372A (en) 2008-02-25 2009-09-03 Sharp Corp Solar power generation led lighting device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0844465A (en) * 1994-05-26 1996-02-16 Seiko Epson Corp Information processor with efficient power consumption
JP2002369505A (en) * 2001-06-07 2002-12-20 Hitachi Ltd Dc-dc converter and control method therefor

Also Published As

Publication number Publication date
JP5688266B2 (en) 2015-03-25
TW201131984A (en) 2011-09-16
US20110095787A1 (en) 2011-04-28
JP2011120458A (en) 2011-06-16
KR101728185B1 (en) 2017-04-18
US8587270B2 (en) 2013-11-19
KR20120089268A (en) 2012-08-09
TWI492544B (en) 2015-07-11

Similar Documents

Publication Publication Date Title
US8120338B2 (en) Dropper-type regulator
JP5961042B2 (en) BRIDGE OUTPUT CIRCUIT, MOTOR DRIVE DEVICE USING SAME, AND ELECTRONIC DEVICE
JP4712519B2 (en) Charge pump circuit for high side drive circuit and driver drive voltage circuit
US20070273350A1 (en) Pwm Drive Circuit
US9543933B2 (en) Control circuit, DCDC converter, and driving method
JP2012134690A (en) Level shift circuit and switching power supply device
US8587270B2 (en) PWM limiter circuit having comparator and switch, and semiconductor device using the same
CN109547008B (en) Driving circuit
US20110057633A1 (en) Load driving circuit
US7501874B2 (en) Level shift circuit
JP2009240151A (en) Semiconductor device for controlling supply of driving signal
WO2016203691A1 (en) Switching element driving device
US10819236B2 (en) Control of a power stage of a switched-mode power supply
US6429635B2 (en) Drive circuit for insulated gate type FETs
JP6543133B2 (en) POWER SUPPLY DEVICE AND ITS CONTROL METHOD
EP2614588A1 (en) Controlled switch
JP5417722B2 (en) Charge pump circuit
JP4888199B2 (en) Load drive device
JP2021087233A (en) Short-circuiting determination device
JP2013532466A (en) Method and apparatus for driving power MOS transistors
JP6613256B2 (en) Protection circuit and load drive circuit
JP2007174785A (en) Inverting charge pump circuit and power supply unit
JP4501497B2 (en) Gate drive circuit
JP6248066B2 (en) Switching power supply circuit
JP2010147544A (en) Driving device

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10826491

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 20127006246

Country of ref document: KR

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 10826491

Country of ref document: EP

Kind code of ref document: A1