WO2010096901A1 - Stacked semiconductor devices including a master device - Google Patents
Stacked semiconductor devices including a master device Download PDFInfo
- Publication number
- WO2010096901A1 WO2010096901A1 PCT/CA2010/000195 CA2010000195W WO2010096901A1 WO 2010096901 A1 WO2010096901 A1 WO 2010096901A1 CA 2010000195 W CA2010000195 W CA 2010000195W WO 2010096901 A1 WO2010096901 A1 WO 2010096901A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- chip
- volatile memory
- area
- memory chip
- areas
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
- G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/30—Power supply circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06596—Structural arrangements for testing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE112010000880T DE112010000880T5 (en) | 2009-02-24 | 2010-02-12 | Stacked semiconductor devices including a master device |
JP2011550388A JP2012518859A (en) | 2009-02-24 | 2010-02-12 | Stacked semiconductor devices including master devices |
CN201080003026.1A CN102216997B (en) | 2009-02-24 | 2010-02-12 | Stacked semiconductor devices including a master device |
EP10745752A EP2401745A1 (en) | 2009-02-24 | 2010-02-12 | Stacked semiconductor devices including a master device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15491009P | 2009-02-24 | 2009-02-24 | |
US61/154,910 | 2009-02-24 | ||
US12/429,310 US7894230B2 (en) | 2009-02-24 | 2009-04-24 | Stacked semiconductor devices including a master device |
US12/429,310 | 2009-04-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2010096901A1 true WO2010096901A1 (en) | 2010-09-02 |
Family
ID=42630822
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CA2010/000195 WO2010096901A1 (en) | 2009-02-24 | 2010-02-12 | Stacked semiconductor devices including a master device |
Country Status (8)
Country | Link |
---|---|
US (4) | US7894230B2 (en) |
EP (1) | EP2401745A1 (en) |
JP (2) | JP2012518859A (en) |
KR (1) | KR20110121671A (en) |
CN (2) | CN102216997B (en) |
DE (1) | DE112010000880T5 (en) |
TW (1) | TW201101464A (en) |
WO (1) | WO2010096901A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9236095B2 (en) | 2010-11-23 | 2016-01-12 | Conversant Intellectual Property Management Inc. | Method and apparatus for sharing internal power supplies in integrated circuit devices |
Families Citing this family (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2441726B (en) * | 2005-06-24 | 2010-08-11 | Metaram Inc | An integrated memory core and memory interface circuit |
WO2009102821A2 (en) * | 2008-02-12 | 2009-08-20 | Virident Systems, Inc. | Methods and apparatus for two-dimensional main memory |
US8787060B2 (en) | 2010-11-03 | 2014-07-22 | Netlist, Inc. | Method and apparatus for optimizing driver load in a memory package |
US8742838B2 (en) * | 2008-10-20 | 2014-06-03 | The University Of Tokyo | Stacked structure with a voltage boosting supply circuit |
US7894230B2 (en) * | 2009-02-24 | 2011-02-22 | Mosaid Technologies Incorporated | Stacked semiconductor devices including a master device |
US20100332177A1 (en) * | 2009-06-30 | 2010-12-30 | National Tsing Hua University | Test access control apparatus and method thereof |
KR20110052133A (en) * | 2009-11-12 | 2011-05-18 | 주식회사 하이닉스반도체 | Semiconductor apparatus |
US8159075B2 (en) * | 2009-12-18 | 2012-04-17 | United Microelectronics Corp. | Semiconductor chip stack and manufacturing method thereof |
KR101046273B1 (en) * | 2010-01-29 | 2011-07-04 | 주식회사 하이닉스반도체 | Semiconductor apparatus |
KR101085724B1 (en) * | 2010-05-10 | 2011-11-21 | 주식회사 하이닉스반도체 | Semiconductor memory device and method of operating the same |
US20110272788A1 (en) * | 2010-05-10 | 2011-11-10 | International Business Machines Corporation | Computer system wafer integrating different dies in stacked master-slave structures |
KR101854251B1 (en) * | 2010-11-30 | 2018-05-03 | 삼성전자주식회사 | multi channel semiconductor memory device and semiconductor device having such memory device |
JP2012146377A (en) * | 2011-01-14 | 2012-08-02 | Elpida Memory Inc | Semiconductor device |
JP5647026B2 (en) * | 2011-02-02 | 2014-12-24 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | Semiconductor device and manufacturing method thereof |
US9432298B1 (en) | 2011-12-09 | 2016-08-30 | P4tents1, LLC | System, method, and computer program product for improving memory systems |
KR20120122549A (en) | 2011-04-29 | 2012-11-07 | 에스케이하이닉스 주식회사 | Semiconductor memory device and repair method of the same |
US10141314B2 (en) * | 2011-05-04 | 2018-11-27 | Micron Technology, Inc. | Memories and methods to provide configuration information to controllers |
WO2013095676A1 (en) * | 2011-12-23 | 2013-06-27 | Intel Corporation | Separate microchannel voltage domains in stacked memory architecture |
US10355001B2 (en) | 2012-02-15 | 2019-07-16 | Micron Technology, Inc. | Memories and methods to provide configuration information to controllers |
DE112012006070B4 (en) | 2012-03-20 | 2024-03-14 | Tahoe Research, Ltd. | Storage device that responds to device commands for operational control |
KR20140008766A (en) * | 2012-07-11 | 2014-01-22 | 에스케이하이닉스 주식회사 | Semiconductor memory device |
US9472284B2 (en) * | 2012-11-19 | 2016-10-18 | Silicon Storage Technology, Inc. | Three-dimensional flash memory system |
US9391453B2 (en) * | 2013-06-26 | 2016-07-12 | Intel Corporation | Power management in multi-die assemblies |
US20150019802A1 (en) * | 2013-07-11 | 2015-01-15 | Qualcomm Incorporated | Monolithic three dimensional (3d) random access memory (ram) array architecture with bitcell and logic partitioning |
US9047953B2 (en) * | 2013-08-22 | 2015-06-02 | Macronix International Co., Ltd. | Memory device structure with page buffers in a page-buffer level separate from the array level |
KR20150056309A (en) * | 2013-11-15 | 2015-05-26 | 삼성전자주식회사 | Three-dimensional semiconductor devices and fabricating methods thereof |
US20150155039A1 (en) * | 2013-12-02 | 2015-06-04 | Silicon Storage Technology, Inc. | Three-Dimensional Flash NOR Memory System With Configurable Pins |
US9281302B2 (en) | 2014-02-20 | 2016-03-08 | International Business Machines Corporation | Implementing inverted master-slave 3D semiconductor stack |
KR102179297B1 (en) | 2014-07-09 | 2020-11-18 | 삼성전자주식회사 | Semiconductor device having interconnection in mono package and therefore manufacturing method |
KR102229942B1 (en) | 2014-07-09 | 2021-03-22 | 삼성전자주식회사 | Method of operating multi channel semiconductor device having multi dies and therefore semiconductor device |
US9711224B2 (en) * | 2015-03-13 | 2017-07-18 | Micron Technology, Inc. | Devices including memory arrays, row decoder circuitries and column decoder circuitries |
JP2016168780A (en) * | 2015-03-13 | 2016-09-23 | 富士フイルム株式会社 | Liquid supply device and image formation device |
KR102449571B1 (en) | 2015-08-07 | 2022-10-04 | 삼성전자주식회사 | Semiconductor Device |
US10020252B2 (en) * | 2016-11-04 | 2018-07-10 | Micron Technology, Inc. | Wiring with external terminal |
US10141932B1 (en) | 2017-08-04 | 2018-11-27 | Micron Technology, Inc. | Wiring with external terminal |
US10304497B2 (en) | 2017-08-17 | 2019-05-28 | Micron Technology, Inc. | Power supply wiring in a semiconductor memory device |
JP6444475B1 (en) | 2017-11-28 | 2018-12-26 | ウィンボンド エレクトロニクス コーポレーション | Semiconductor memory device |
JP6395919B1 (en) | 2017-12-13 | 2018-09-26 | ウィンボンド エレクトロニクス コーポレーション | Semiconductor memory device |
JP6453492B1 (en) | 2018-01-09 | 2019-01-16 | ウィンボンド エレクトロニクス コーポレーション | Semiconductor memory device |
JP6482690B1 (en) | 2018-01-11 | 2019-03-13 | ウィンボンド エレクトロニクス コーポレーション | Semiconductor memory device |
KR102532205B1 (en) | 2018-07-09 | 2023-05-12 | 삼성전자 주식회사 | Semiconductor chip and Semiconductor Package comprising the semiconductor chip |
US10860918B2 (en) * | 2018-08-21 | 2020-12-08 | Silicon Storage Technology, Inc. | Analog neural memory system for deep learning neural network comprising multiple vector-by-matrix multiplication arrays and shared components |
KR20200063833A (en) * | 2018-11-28 | 2020-06-05 | 삼성전자주식회사 | Nonvolatile memory device including memory planes and memory system including the same |
US11657858B2 (en) | 2018-11-28 | 2023-05-23 | Samsung Electronics Co., Ltd. | Nonvolatile memory devices including memory planes and memory systems including the same |
US10777232B2 (en) * | 2019-02-04 | 2020-09-15 | Micron Technology, Inc. | High bandwidth memory having plural channels |
CN113051199A (en) | 2019-12-26 | 2021-06-29 | 阿里巴巴集团控股有限公司 | Data transmission method and device |
TWI735391B (en) * | 2020-09-30 | 2021-08-01 | 創意電子股份有限公司 | Semiconductor device with communication interface and interface managing method thereof |
TWI744113B (en) * | 2020-09-30 | 2021-10-21 | 創意電子股份有限公司 | Interface device and interface method for 3d semiconductor device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5818107A (en) * | 1997-01-17 | 1998-10-06 | International Business Machines Corporation | Chip stacking by edge metallization |
US20080080261A1 (en) * | 2005-09-26 | 2008-04-03 | Rambus Inc. | Memory system topologies including a buffer device and an integrated circuit memory device |
US20090040861A1 (en) * | 2007-08-06 | 2009-02-12 | Qimonda Ag | Method of Operating a Memory Apparatus, Memory Device and Memory Apparatus |
WO2009102821A2 (en) * | 2008-02-12 | 2009-08-20 | Virident Systems, Inc. | Methods and apparatus for two-dimensional main memory |
Family Cites Families (68)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5399898A (en) | 1992-07-17 | 1995-03-21 | Lsi Logic Corporation | Multi-chip semiconductor arrangements using flip chip dies |
JPH0812754B2 (en) * | 1990-08-20 | 1996-02-07 | 富士通株式会社 | Boost circuit |
JPH04107617A (en) * | 1990-08-28 | 1992-04-09 | Seiko Epson Corp | Semiconductor device |
JPH05275657A (en) * | 1992-03-26 | 1993-10-22 | Toshiba Corp | Semiconductor memory device |
JP2605968B2 (en) * | 1993-04-06 | 1997-04-30 | 日本電気株式会社 | Semiconductor integrated circuit and method of forming the same |
US5579207A (en) | 1994-10-20 | 1996-11-26 | Hughes Electronics | Three-dimensional integrated circuit stacking |
JP3517489B2 (en) * | 1995-09-04 | 2004-04-12 | 株式会社日立製作所 | Nonvolatile semiconductor memory device |
US6222276B1 (en) | 1998-04-07 | 2001-04-24 | International Business Machines Corporation | Through-chip conductors for low inductance chip-to-chip integration and off-chip connections |
JP3557114B2 (en) * | 1998-12-22 | 2004-08-25 | 株式会社東芝 | Semiconductor storage device |
JP3662461B2 (en) | 1999-02-17 | 2005-06-22 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
US6376904B1 (en) | 1999-12-23 | 2002-04-23 | Rambus Inc. | Redistributed bond pads in stacked integrated circuit die package |
TW521858U (en) | 2000-04-28 | 2003-02-21 | Agc Technology Inc | Integrated circuit apparatus with expandable memory |
US6404043B1 (en) | 2000-06-21 | 2002-06-11 | Dense-Pac Microsystems, Inc. | Panel stacking of BGA devices to form three-dimensional modules |
JP4570809B2 (en) | 2000-09-04 | 2010-10-27 | 富士通セミコンダクター株式会社 | Multilayer semiconductor device and manufacturing method thereof |
US6577013B1 (en) | 2000-09-05 | 2003-06-10 | Amkor Technology, Inc. | Chip size semiconductor packages with stacked dies |
US6327168B1 (en) * | 2000-10-19 | 2001-12-04 | Motorola, Inc. | Single-source or single-destination signal routing through identical electronics module |
CN1159725C (en) * | 2000-11-28 | 2004-07-28 | Agc科技股份有限公司 | Integrated circuit device capable of extension memory |
JP2002359346A (en) | 2001-05-30 | 2002-12-13 | Sharp Corp | Semiconductor device and method of stacking semiconductor chips |
US6900528B2 (en) | 2001-06-21 | 2005-05-31 | Micron Technology, Inc. | Stacked mass storage flash memory package |
US6555917B1 (en) | 2001-10-09 | 2003-04-29 | Amkor Technology, Inc. | Semiconductor package having stacked semiconductor chips and method of making the same |
KR100435813B1 (en) * | 2001-12-06 | 2004-06-12 | 삼성전자주식회사 | Multi chip package using metal bar and manufacturing method thereof |
US7081373B2 (en) | 2001-12-14 | 2006-07-25 | Staktek Group, L.P. | CSP chip stack with flex circuit |
US6635970B2 (en) * | 2002-02-06 | 2003-10-21 | International Business Machines Corporation | Power distribution design method for stacked flip-chip packages |
KR20050074961A (en) | 2002-10-08 | 2005-07-19 | 치팩, 인코포레이티드 | Semiconductor stacked multi-package module having inverted second package |
JP3908146B2 (en) | 2002-10-28 | 2007-04-25 | シャープ株式会社 | Semiconductor device and stacked semiconductor device |
KR100497111B1 (en) | 2003-03-25 | 2005-06-28 | 삼성전자주식회사 | WL CSP, stack package stacking the same and manufacturing method thereof |
US6841883B1 (en) | 2003-03-31 | 2005-01-11 | Micron Technology, Inc. | Multi-dice chip scale semiconductor components and wafer level methods of fabrication |
KR20040087501A (en) | 2003-04-08 | 2004-10-14 | 삼성전자주식회사 | A package of a semiconductor chip with center pads and packaging method thereof |
JP4419049B2 (en) * | 2003-04-21 | 2010-02-24 | エルピーダメモリ株式会社 | Memory module and memory system |
TWI225292B (en) | 2003-04-23 | 2004-12-11 | Advanced Semiconductor Eng | Multi-chips stacked package |
US6853064B2 (en) | 2003-05-12 | 2005-02-08 | Micron Technology, Inc. | Semiconductor component having stacked, encapsulated dice |
KR100626364B1 (en) | 2003-07-02 | 2006-09-20 | 삼성전자주식회사 | Semiconductor Package Having Multi-Chips |
TWI229434B (en) | 2003-08-25 | 2005-03-11 | Advanced Semiconductor Eng | Flip chip stacked package |
KR100537892B1 (en) | 2003-08-26 | 2005-12-21 | 삼성전자주식회사 | Chip stack package and manufacturing method thereof |
JP3880572B2 (en) | 2003-10-31 | 2007-02-14 | 沖電気工業株式会社 | Semiconductor chip and semiconductor device |
JP4205553B2 (en) | 2003-11-06 | 2009-01-07 | エルピーダメモリ株式会社 | Memory module and memory system |
KR100621992B1 (en) * | 2003-11-19 | 2006-09-13 | 삼성전자주식회사 | structure and method of wafer level stack for devices of different kind and system-in-package using the same |
US7049170B2 (en) | 2003-12-17 | 2006-05-23 | Tru-Si Technologies, Inc. | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities |
JP4068616B2 (en) * | 2003-12-26 | 2008-03-26 | エルピーダメモリ株式会社 | Semiconductor device |
DE102004060345A1 (en) | 2003-12-26 | 2005-10-06 | Elpida Memory, Inc. | Semiconductor device with layered chips |
US7282791B2 (en) | 2004-07-09 | 2007-10-16 | Elpida Memory, Inc. | Stacked semiconductor device and semiconductor memory module |
DE102004049356B4 (en) | 2004-10-08 | 2006-06-29 | Infineon Technologies Ag | Semiconductor module with an internal semiconductor chip stack and method for producing the same |
CN1763771A (en) * | 2004-10-20 | 2006-04-26 | 菘凯科技股份有限公司 | Memory card structure and manufacturing method thereof |
US7215031B2 (en) | 2004-11-10 | 2007-05-08 | Oki Electric Industry Co., Ltd. | Multi chip package |
US7217995B2 (en) | 2004-11-12 | 2007-05-15 | Macronix International Co., Ltd. | Apparatus for stacking electrical components using insulated and interconnecting via |
JP4309368B2 (en) * | 2005-03-30 | 2009-08-05 | エルピーダメモリ株式会社 | Semiconductor memory device |
JP4423453B2 (en) * | 2005-05-25 | 2010-03-03 | エルピーダメモリ株式会社 | Semiconductor memory device |
US7317256B2 (en) | 2005-06-01 | 2008-01-08 | Intel Corporation | Electronic packaging including die with through silicon via |
JP4507101B2 (en) * | 2005-06-30 | 2010-07-21 | エルピーダメモリ株式会社 | Semiconductor memory device and manufacturing method thereof |
US7269067B2 (en) * | 2005-07-06 | 2007-09-11 | Spansion Llc | Programming a memory device |
KR100630761B1 (en) | 2005-08-23 | 2006-10-02 | 삼성전자주식회사 | Semiconductor multi-chip package including 2 semiconductor memory chips having different memory density |
KR100729356B1 (en) * | 2005-08-23 | 2007-06-15 | 삼성전자주식회사 | Layout structure for use in flash memory device |
DE112006004263B4 (en) * | 2005-09-02 | 2015-05-13 | Google, Inc. | memory chip |
US20070165457A1 (en) | 2005-09-30 | 2007-07-19 | Jin-Ki Kim | Nonvolatile memory system |
US7629675B2 (en) | 2006-05-03 | 2009-12-08 | Marvell International Technology Ltd. | System and method for routing signals between side-by-side die in lead frame type system in a package (SIP) devices |
US7561457B2 (en) * | 2006-08-18 | 2009-07-14 | Spansion Llc | Select transistor using buried bit line from core |
US7817470B2 (en) * | 2006-11-27 | 2010-10-19 | Mosaid Technologies Incorporated | Non-volatile memory serial core architecture |
JP2008140220A (en) * | 2006-12-04 | 2008-06-19 | Nec Corp | Semiconductor device |
US7494846B2 (en) * | 2007-03-09 | 2009-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Design techniques for stacking identical memory dies |
JP2008300469A (en) * | 2007-05-30 | 2008-12-11 | Sharp Corp | Nonvolatile semiconductor storage device |
JP2009003991A (en) * | 2007-06-19 | 2009-01-08 | Toshiba Corp | Semiconductor device and semiconductor memory test device |
JP5149554B2 (en) * | 2007-07-17 | 2013-02-20 | 株式会社日立製作所 | Semiconductor device |
US7623365B2 (en) * | 2007-08-29 | 2009-11-24 | Micron Technology, Inc. | Memory device interface methods, apparatus, and systems |
US20090102821A1 (en) * | 2007-10-22 | 2009-04-23 | Pargman Steven R | Portable digital photograph albums and methods for providing the same |
KR101393311B1 (en) * | 2008-03-19 | 2014-05-12 | 삼성전자주식회사 | Multi-chip package memory for compensating process variation |
US8031505B2 (en) * | 2008-07-25 | 2011-10-04 | Samsung Electronics Co., Ltd. | Stacked memory module and system |
US7796446B2 (en) * | 2008-09-19 | 2010-09-14 | Qimonda Ag | Memory dies for flexible use and method for configuring memory dies |
US7894230B2 (en) * | 2009-02-24 | 2011-02-22 | Mosaid Technologies Incorporated | Stacked semiconductor devices including a master device |
-
2009
- 2009-04-24 US US12/429,310 patent/US7894230B2/en active Active
-
2010
- 2010-02-12 EP EP10745752A patent/EP2401745A1/en not_active Withdrawn
- 2010-02-12 DE DE112010000880T patent/DE112010000880T5/en not_active Withdrawn
- 2010-02-12 CN CN201080003026.1A patent/CN102216997B/en active Active
- 2010-02-12 WO PCT/CA2010/000195 patent/WO2010096901A1/en active Application Filing
- 2010-02-12 JP JP2011550388A patent/JP2012518859A/en active Pending
- 2010-02-12 TW TW099104742A patent/TW201101464A/en unknown
- 2010-02-12 CN CN201410445896.4A patent/CN104332179A/en active Pending
- 2010-02-12 KR KR1020117009171A patent/KR20110121671A/en not_active Application Discontinuation
-
2011
- 2011-01-13 US US13/005,774 patent/US8339826B2/en active Active
-
2012
- 2012-12-13 US US13/713,320 patent/US8593847B2/en active Active
-
2013
- 2013-10-15 JP JP2013214655A patent/JP2014057077A/en active Pending
- 2013-11-18 US US14/082,454 patent/US8964440B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5818107A (en) * | 1997-01-17 | 1998-10-06 | International Business Machines Corporation | Chip stacking by edge metallization |
US20080080261A1 (en) * | 2005-09-26 | 2008-04-03 | Rambus Inc. | Memory system topologies including a buffer device and an integrated circuit memory device |
US20090040861A1 (en) * | 2007-08-06 | 2009-02-12 | Qimonda Ag | Method of Operating a Memory Apparatus, Memory Device and Memory Apparatus |
WO2009102821A2 (en) * | 2008-02-12 | 2009-08-20 | Virident Systems, Inc. | Methods and apparatus for two-dimensional main memory |
Non-Patent Citations (1)
Title |
---|
ZENG ET AL.: "A 172mm2 32Gb MLC NAND Flash Memory in 34nm CMOS", ISSCC 2009 DIGEST OF TECHNICAL PAPERS, pages 236 - 237 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9236095B2 (en) | 2010-11-23 | 2016-01-12 | Conversant Intellectual Property Management Inc. | Method and apparatus for sharing internal power supplies in integrated circuit devices |
Also Published As
Publication number | Publication date |
---|---|
US8339826B2 (en) | 2012-12-25 |
US8593847B2 (en) | 2013-11-26 |
CN104332179A (en) | 2015-02-04 |
CN102216997A (en) | 2011-10-12 |
US8964440B2 (en) | 2015-02-24 |
US20130102111A1 (en) | 2013-04-25 |
US20100214812A1 (en) | 2010-08-26 |
US20110110155A1 (en) | 2011-05-12 |
DE112010000880T5 (en) | 2012-10-11 |
CN102216997B (en) | 2014-10-01 |
US20140071729A1 (en) | 2014-03-13 |
JP2014057077A (en) | 2014-03-27 |
TW201101464A (en) | 2011-01-01 |
US7894230B2 (en) | 2011-02-22 |
EP2401745A1 (en) | 2012-01-04 |
KR20110121671A (en) | 2011-11-08 |
JP2012518859A (en) | 2012-08-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8964440B2 (en) | Stacked semiconductor devices including a master device | |
US10373686B2 (en) | Three-dimensional flash NOR memory system with configurable pins | |
US8799730B2 (en) | Semiconductor devices and semiconductor packages | |
US7494846B2 (en) | Design techniques for stacking identical memory dies | |
US9455217B2 (en) | Semiconductor package including multiple chips and separate groups of leads | |
EP2920787B1 (en) | Three-dimensional flash memory system | |
US7400134B2 (en) | Integrated circuit device with multiple chips in one package | |
EP2533277A2 (en) | Semiconductor device | |
US8848472B2 (en) | Fabrication and testing method for nonvolatile memory devices | |
CN113707642A (en) | Package on package including core wafer stacked on controller wafer | |
CN113851430A (en) | Semiconductor package | |
US10679956B2 (en) | Semiconductor memory chip, semiconductor memory package, and electronic system using the same | |
US20150380062A1 (en) | Memory module and video camera | |
CN113964126A (en) | Semiconductor device and semiconductor package including the same | |
KR20220011558A (en) | Semiconductor device, and semiconductor package comprising the same device | |
KR20130069365A (en) | Nonvolatile memory device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201080003026.1 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10745752 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2010745752 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2011550388 Country of ref document: JP |
|
ENP | Entry into the national phase |
Ref document number: 20117009171 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 112010000880 Country of ref document: DE Ref document number: 1120100008809 Country of ref document: DE |