WO2009148912A3 - Methods of providing electrical isolation and semiconductor structures including same - Google Patents

Methods of providing electrical isolation and semiconductor structures including same Download PDF

Info

Publication number
WO2009148912A3
WO2009148912A3 PCT/US2009/045417 US2009045417W WO2009148912A3 WO 2009148912 A3 WO2009148912 A3 WO 2009148912A3 US 2009045417 W US2009045417 W US 2009045417W WO 2009148912 A3 WO2009148912 A3 WO 2009148912A3
Authority
WO
WIPO (PCT)
Prior art keywords
methods
semiconductor structures
electrical isolation
providing electrical
structures including
Prior art date
Application number
PCT/US2009/045417
Other languages
French (fr)
Other versions
WO2009148912A2 (en
Inventor
Brent D. Gilgen
Paul Grisham
Werner Juengling
Richard H. Lane
Original Assignee
Micron Technology, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology, Inc. filed Critical Micron Technology, Inc.
Priority to KR1020107029629A priority Critical patent/KR101273007B1/en
Priority to CN2009801205167A priority patent/CN102047409A/en
Priority to EP09759073.1A priority patent/EP2294610A4/en
Priority to KR1020127024400A priority patent/KR101316959B1/en
Publication of WO2009148912A2 publication Critical patent/WO2009148912A2/en
Publication of WO2009148912A3 publication Critical patent/WO2009148912A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
    • H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H01L29/7855—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with at least two independent gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/36—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the transistor being a FinFET

Abstract

Methods of isolating gates in a semiconductor structure. In one embodiment, isolation is achieved using a spacer material in combination with fins having substantially vertical sidewalls. In another embodiment, etch characteristics of various materials utilized in fabrication of the semiconductor structure are used to increase an effective gate length ("Leffective") and a field gate oxide. In yet another embodiment, a V-shaped trench is formed in the semiconductor structure to increase the Leffective and the field gate oxide. Semiconductor structures formed by these methods are also disclosed.
PCT/US2009/045417 2008-06-02 2009-05-28 Methods of providing electrical isolation and semiconductor structures including same WO2009148912A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1020107029629A KR101273007B1 (en) 2008-06-02 2009-05-28 Methods of providing electrical isolation and semiconductor structures including same
CN2009801205167A CN102047409A (en) 2008-06-02 2009-05-28 Methods of providing electrical isolation and semiconductor structures including same
EP09759073.1A EP2294610A4 (en) 2008-06-02 2009-05-28 Methods of providing electrical isolation and semiconductor structures including same
KR1020127024400A KR101316959B1 (en) 2008-06-02 2009-05-28 Methods of providing electrical isolation and semiconductor structures including same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/131,608 2008-06-02
US12/131,608 US7824983B2 (en) 2008-06-02 2008-06-02 Methods of providing electrical isolation in semiconductor structures

Publications (2)

Publication Number Publication Date
WO2009148912A2 WO2009148912A2 (en) 2009-12-10
WO2009148912A3 true WO2009148912A3 (en) 2010-03-04

Family

ID=41378697

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2009/045417 WO2009148912A2 (en) 2008-06-02 2009-05-28 Methods of providing electrical isolation and semiconductor structures including same

Country Status (6)

Country Link
US (4) US7824983B2 (en)
EP (2) EP2294610A4 (en)
KR (2) KR101316959B1 (en)
CN (1) CN102047409A (en)
TW (1) TWI396252B (en)
WO (1) WO2009148912A2 (en)

Families Citing this family (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7824983B2 (en) 2008-06-02 2010-11-02 Micron Technology, Inc. Methods of providing electrical isolation in semiconductor structures
US8101497B2 (en) * 2008-09-11 2012-01-24 Micron Technology, Inc. Self-aligned trench formation
KR101055747B1 (en) * 2008-11-13 2011-08-11 주식회사 하이닉스반도체 Method of manufacturing semiconductor device having vertical channel transistor
KR101078726B1 (en) 2009-02-27 2011-11-01 주식회사 하이닉스반도체 Semiconductor device and method of manufacturing the same
TW201036142A (en) * 2009-03-16 2010-10-01 Nanya Technology Corp Manufacturing method of supporting structure for stack capacitor in semiconductor device
US20110115047A1 (en) * 2009-11-13 2011-05-19 Francois Hebert Semiconductor process using mask openings of varying widths to form two or more device structures
US8278175B2 (en) 2010-06-10 2012-10-02 International Business Machines Corporation Compressively stressed FET device structures
US9553193B2 (en) 2010-11-19 2017-01-24 Micron Technology, Inc. Double gated fin transistors and methods of fabricating and operating the same
US8293625B2 (en) * 2011-01-19 2012-10-23 International Business Machines Corporation Structure and method for hard mask removal on an SOI substrate without using CMP process
US8178418B1 (en) * 2011-04-25 2012-05-15 Nanya Technology Corporation Method for fabricating intra-device isolation structure
US9318370B2 (en) * 2011-08-04 2016-04-19 Taiwan Semiconductor Manufacturing Company, Ltd. High-k dielectric liners in shallow trench isolations
JP5646416B2 (en) * 2011-09-01 2014-12-24 株式会社東芝 Manufacturing method of semiconductor device
US8865595B2 (en) * 2012-01-05 2014-10-21 Taiwan Semiconductor Manufacturing Company, Ltd. Device and methods for forming partially self-aligned trenches
US9276001B2 (en) * 2012-05-23 2016-03-01 Nanya Technology Corporation Semiconductor device and method for manufacturing the same
US11037923B2 (en) * 2012-06-29 2021-06-15 Intel Corporation Through gate fin isolation
US8883570B2 (en) * 2012-07-03 2014-11-11 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-gate FETs and methods for forming the same
US8946050B2 (en) * 2012-10-30 2015-02-03 Globalfoundries Inc. Double trench well formation in SRAM cells
US8722494B1 (en) 2012-11-01 2014-05-13 International Business Machines Corporation Dual gate finFET devices
KR20140094353A (en) 2013-01-22 2014-07-30 삼성전자주식회사 Method of Semiconductor device
KR102067171B1 (en) 2013-02-14 2020-01-16 삼성전자주식회사 A semiconductor device and method of fabricating the same
US9076870B2 (en) * 2013-02-21 2015-07-07 United Microelectronics Corp. Method for forming fin-shaped structure
US8901631B2 (en) 2013-03-11 2014-12-02 Nanya Technology Corporation Vertical transistor in semiconductor device and method for fabricating the same
US8816428B1 (en) 2013-05-30 2014-08-26 International Business Machines Corporation Multigate device isolation on bulk semiconductors
WO2014203303A1 (en) * 2013-06-17 2014-12-24 ユニサンティス エレクトロニクス シンガポール プライベート リミテッド Semiconductor device manufacturing method and semiconductor device
US9472652B2 (en) * 2013-12-20 2016-10-18 Taiwan Semiconductor Manufacturing Company, Ltd. Fin structure of semiconductor device
US9324665B2 (en) * 2013-12-27 2016-04-26 Intel Corporation Metal fuse by topology
US9196728B2 (en) * 2013-12-31 2015-11-24 Texas Instruments Incorporated LDMOS CHC reliability
US9548213B2 (en) * 2014-02-25 2017-01-17 International Business Machines Corporation Dielectric isolated fin with improved fin profile
US9460956B2 (en) * 2014-06-12 2016-10-04 Taiwan Semiconductor Manufacturing Company Limited Method of forming shallow trench isolation and semiconductor device
US9171752B1 (en) 2014-08-12 2015-10-27 Globalfoundries Inc. Product comprised of FinFET devices with single diffusion break isolation structures, and methods of making such a product
US10504893B2 (en) * 2014-08-29 2019-12-10 Taiwan Semiconductor Manufacturing Co., Ltd. Fin field effect transistor (FinFET) device with protection layer
KR102150254B1 (en) 2014-09-15 2020-09-02 삼성전자주식회사 Manufacturing method of semiconductor device
US9583625B2 (en) 2014-10-24 2017-02-28 Globalfoundries Inc. Fin structures and multi-Vt scheme based on tapered fin and method to form
US9520466B2 (en) * 2015-03-16 2016-12-13 Taiwan Semiconductor Manufacturing Company, Ltd. Vertical gate-all-around field effect transistors and methods of forming same
KR20160114907A (en) * 2015-03-25 2016-10-06 에스케이하이닉스 주식회사 Semiconductor device and manufacturing method of the same
CN106158748B (en) 2015-04-07 2022-01-18 联华电子股份有限公司 Semiconductor element and manufacturing method thereof
US9293374B1 (en) * 2015-06-12 2016-03-22 International Business Machines Corporation Self-aligned low defect segmented III-V finFET
US9601495B2 (en) * 2015-07-30 2017-03-21 Globalfoundries Inc. Three-dimensional semiconductor device with co-fabricated adjacent capacitor
US9553088B1 (en) * 2015-09-24 2017-01-24 International Business Machines Corporation Forming semiconductor device with close ground rules
EP3153463B1 (en) * 2015-10-08 2018-06-13 IMEC vzw Method for producing a pillar structure in a semiconductor layer
US9793164B2 (en) * 2015-11-12 2017-10-17 Qualcomm Incorporated Self-aligned metal cut and via for back-end-of-line (BEOL) processes for semiconductor integrated circuit (IC) fabrication, and related processes and devices
CN105702737B (en) * 2016-02-05 2019-01-18 中国科学院微电子研究所 It is connected with the multiple-grid FinFET and its manufacturing method and electronic equipment of negative capacitance
US9847425B2 (en) * 2016-03-24 2017-12-19 Taiwan Semiconductor Manufacturing Company, Ltd. FinFET with a semiconductor strip as a base
CN107346759B (en) * 2016-05-06 2020-03-10 中芯国际集成电路制造(上海)有限公司 Semiconductor structure and manufacturing method thereof
KR102604564B1 (en) 2016-07-01 2023-11-22 인텔 코포레이션 Self-Aligned Gate Edge Tri-Gate and FINFET Devices
KR102559010B1 (en) 2016-08-05 2023-07-25 삼성전자주식회사 Method of manufacturing semiconductor device
US9911736B1 (en) * 2017-06-14 2018-03-06 Globalfoundries Inc. Method of forming field effect transistors with replacement metal gates and contacts and resulting structure
KR102365108B1 (en) * 2017-08-01 2022-02-18 삼성전자주식회사 Integrated Circuit devices
US20190139830A1 (en) * 2017-11-03 2019-05-09 Globalfoundries Inc. Self-aligned gate isolation
US10796969B2 (en) * 2018-09-07 2020-10-06 Kla-Tencor Corporation System and method for fabricating semiconductor wafer features having controlled dimensions
US11210447B2 (en) 2018-09-26 2021-12-28 Taiwan Semiconductor Manufacturing Co., Ltd. Reconfiguring layout and sizing for transistor components to simultaneously optimize logic devices and non-logic devices
CN110970494A (en) * 2018-09-28 2020-04-07 长鑫存储技术有限公司 Semiconductor structure and preparation method thereof
CN112271134B (en) * 2020-10-20 2021-10-22 苏州东微半导体股份有限公司 Method for manufacturing semiconductor power device
US11488961B2 (en) * 2021-03-02 2022-11-01 Nanya Technology Corporation Semiconductor device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5972776A (en) * 1995-12-22 1999-10-26 Stmicroelectronics, Inc. Method of forming a planar isolation structure in an integrated circuit
US20060216894A1 (en) * 2005-03-25 2006-09-28 Parekh Kunal R Methods of forming recessed access devices associated with semiconductor constructions
US20070134884A1 (en) * 2005-12-14 2007-06-14 Samsung Electronics Co., Ltd. Isolation method of defining active fins, method of fabricating semiconductor device using the same and semiconductor device fabricated thereby
US20080121970A1 (en) * 2006-08-31 2008-05-29 Micron Technology, Inc. Finned memory cells and the fabrication thereof

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL176415C (en) * 1976-07-05 1985-04-01 Hitachi Ltd SEMI-CONDUCTOR MEMORY DEVICE CONTAINING A MATRIX OF SEMI-CONDUCTOR MEMORY CELLS CONSISTING OF A FIELD-EFFECT TRANSISTOR AND A STORAGE CAPACITY.
US5013680A (en) * 1990-07-18 1991-05-07 Micron Technology, Inc. Process for fabricating a DRAM array having feature widths that transcend the resolution limit of available photolithography
US5763315A (en) * 1997-01-28 1998-06-09 International Business Machines Corporation Shallow trench isolation with oxide-nitride/oxynitride liner
US6475865B1 (en) * 1997-08-21 2002-11-05 United Microelectronics Corp. Method of fabricating semiconductor device
US6265282B1 (en) * 1998-08-17 2001-07-24 Micron Technology, Inc. Process for making an isolation structure
US6287904B1 (en) * 2000-01-27 2001-09-11 Advanced Micro Devices, Inc. Two step mask process to eliminate gate end cap shortening
KR100604816B1 (en) * 2003-05-19 2006-07-28 삼성전자주식회사 Method of fabricating recess transistor in integrated circuit device recess transistor and recess transistor in integrated circuit device fabricated by the same
KR100517559B1 (en) * 2003-06-27 2005-09-28 삼성전자주식회사 Fin field effect transistor and method for forming of fin therein
US6956278B2 (en) * 2003-06-30 2005-10-18 Matrix Semiconductor, Inc. Low-density, high-resistivity titanium nitride layer for use as a contact for low-leakage dielectric layers
DE10361695B3 (en) * 2003-12-30 2005-02-03 Infineon Technologies Ag Transistor structure for dynamic random-access memory cell has recess structure between source/drain regions and vertical gate electrode enclosing active region on at least 2 sides
US7381609B2 (en) * 2004-01-16 2008-06-03 International Business Machines Corporation Method and structure for controlling stress in a transistor channel
KR100549008B1 (en) * 2004-03-17 2006-02-02 삼성전자주식회사 method of fabricating a fin field effect transistor using an isotropic etching technique
US7098105B2 (en) * 2004-05-26 2006-08-29 Micron Technology, Inc. Methods for forming semiconductor structures
US7442976B2 (en) 2004-09-01 2008-10-28 Micron Technology, Inc. DRAM cells with vertical transistors
US7199419B2 (en) * 2004-12-13 2007-04-03 Micron Technology, Inc. Memory structure for reduced floating body effect
TWI258871B (en) * 2005-01-10 2006-07-21 Neobulb Technologies Inc Improved structure for LED package
US7462538B2 (en) * 2005-11-15 2008-12-09 Infineon Technologies Ag Methods of manufacturing multiple gate CMOS transistors having different gate dielectric materials
US7495294B2 (en) * 2005-12-21 2009-02-24 Sandisk Corporation Flash devices with shared word lines
KR100725370B1 (en) * 2006-01-05 2007-06-07 삼성전자주식회사 Method for fabricating a semiconductor device and semiconductor device by the same
DE102006001680B3 (en) * 2006-01-12 2007-08-09 Infineon Technologies Ag Manufacturing method for a FinFET transistor arrangement and corresponding FinFET transistor arrangement
US7476933B2 (en) * 2006-03-02 2009-01-13 Micron Technology, Inc. Vertical gated access transistor
JP4866652B2 (en) * 2006-05-10 2012-02-01 ルネサスエレクトロニクス株式会社 Semiconductor memory device
KR100810895B1 (en) 2006-08-24 2008-03-07 동부일렉트로닉스 주식회사 the semiconductor device and the manufacturing method thereof
KR100881818B1 (en) * 2006-09-04 2009-02-03 주식회사 하이닉스반도체 Method for forming semiconductor device
US7700427B2 (en) * 2007-06-13 2010-04-20 Qimonda Ag Integrated circuit having a Fin structure
US7824983B2 (en) 2008-06-02 2010-11-02 Micron Technology, Inc. Methods of providing electrical isolation in semiconductor structures

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5972776A (en) * 1995-12-22 1999-10-26 Stmicroelectronics, Inc. Method of forming a planar isolation structure in an integrated circuit
US20060216894A1 (en) * 2005-03-25 2006-09-28 Parekh Kunal R Methods of forming recessed access devices associated with semiconductor constructions
US20070134884A1 (en) * 2005-12-14 2007-06-14 Samsung Electronics Co., Ltd. Isolation method of defining active fins, method of fabricating semiconductor device using the same and semiconductor device fabricated thereby
US20080121970A1 (en) * 2006-08-31 2008-05-29 Micron Technology, Inc. Finned memory cells and the fabrication thereof

Also Published As

Publication number Publication date
US8987834B2 (en) 2015-03-24
US8148775B2 (en) 2012-04-03
KR101316959B1 (en) 2013-10-11
CN102047409A (en) 2011-05-04
US20120181605A1 (en) 2012-07-19
US20090294840A1 (en) 2009-12-03
EP2294610A4 (en) 2014-04-30
TWI396252B (en) 2013-05-11
US20100133609A1 (en) 2010-06-03
KR101273007B1 (en) 2013-06-10
EP2294610A2 (en) 2011-03-16
US20150187767A1 (en) 2015-07-02
EP3082156A1 (en) 2016-10-19
TW201005875A (en) 2010-02-01
WO2009148912A2 (en) 2009-12-10
US7824983B2 (en) 2010-11-02
KR20110027719A (en) 2011-03-16
KR20120108066A (en) 2012-10-04

Similar Documents

Publication Publication Date Title
WO2009148912A3 (en) Methods of providing electrical isolation and semiconductor structures including same
KR101229691B1 (en) Finfets with different fin heights
TW200711054A (en) A method of manufacturing a transistor and a method of forming a memory device
WO2010014128A3 (en) Normally-off semiconductor devices and methods of fabricating the same
WO2006053055A3 (en) High-voltage transistor fabrication with trench etching technique
WO2007117312A3 (en) Power device utilizing chemical mechanical planarization
TW200620489A (en) Strained fully depleted silicon on insulator semiconductor device and manufacturing method therefor
MY182653A (en) Self-aligned gate edge and local interconnect and method to fabricate same
WO2005057615A3 (en) Closed cell trench metal-oxide-semiconductor field effect transistor
WO2006060738A3 (en) Iii-nitride material structures including silicon substrates
WO2004038757A3 (en) Transistor structures and methods for making the same
TW200639933A (en) Method of fabricating semiconductor device
WO2012087748A3 (en) Uniaxially strained quantum well device and method of making same
WO2009063588A1 (en) Semiconductor device and method for manufacturing the same
TW200725743A (en) Semiconductor device having a trench gate the fabricating method of the same
WO2011050207A3 (en) Split gate semiconductor device with curved gate oxide profile
WO2006020158A3 (en) Planarizing a semiconductor structure to form replacement metal gates
WO2011063292A3 (en) Semiconductor device having strain material
WO2008027143A3 (en) Semiconductor devices, assemblies and contructions, and methods of forming semiconductor devices, assemblies and constructions
WO2012064912A3 (en) Butted soi junction isolation structures and devices and method of fabrication
TW200731412A (en) Semiconductor device having a trench gate the fabricating method of the same
WO2007103609A3 (en) Semiconductor process integrating source/drain stressors and interlevel dielectric layer stressors
TW201712873A (en) High electron mobility transistors with localized sub-fin isolation
WO2008106284A3 (en) Microelectronic assembly with improved isolation voltage performance and a method for forming the same
TW200735357A (en) MOS device and method of fabricating a MOS device

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200980120516.7

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09759073

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

REEP Request for entry into the european phase

Ref document number: 2009759073

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2009759073

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 20107029629

Country of ref document: KR

Kind code of ref document: A