WO2009146587A1 - Bongding method for through-silicon-via based 3d wafer stacking - Google Patents
Bongding method for through-silicon-via based 3d wafer stacking Download PDFInfo
- Publication number
- WO2009146587A1 WO2009146587A1 PCT/CN2008/071193 CN2008071193W WO2009146587A1 WO 2009146587 A1 WO2009146587 A1 WO 2009146587A1 CN 2008071193 W CN2008071193 W CN 2008071193W WO 2009146587 A1 WO2009146587 A1 WO 2009146587A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- wafer
- silicon
- vias
- stack
- patterned
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/30—Structure, shape, material or disposition of the layer connectors prior to the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/11001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
- H01L2224/11002—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for supporting the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
- H01L2224/1146—Plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
- H01L2224/1412—Layout
- H01L2224/1413—Square or rectangular array
- H01L2224/14131—Square or rectangular array being uniform, i.e. having a uniform pitch across the array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/27001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
- H01L2224/27002—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for supporting the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/276—Manufacturing methods by patterning a pre-deposited material
- H01L2224/27618—Manufacturing methods by patterning a pre-deposited material with selective exposure, development and removal of a photosensitive layer material, e.g. of a photosensitive conductive resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/2901—Shape
- H01L2224/29011—Shape comprising apertures or cavities
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/2901—Shape
- H01L2224/29012—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/2901—Shape
- H01L2224/29012—Shape in top view
- H01L2224/29015—Shape in top view comprising protrusions or indentations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/30—Structure, shape, material or disposition of the layer connectors prior to the connecting process of a plurality of layer connectors
- H01L2224/301—Disposition
- H01L2224/3012—Layout
- H01L2224/3013—Square or rectangular array
- H01L2224/30131—Square or rectangular array being uniform, i.e. having a uniform pitch across the array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/731—Location prior to the connecting process
- H01L2224/73101—Location prior to the connecting process on the same surface
- H01L2224/73103—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/81005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/83005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/83856—Pre-cured adhesive, i.e. B-stage adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/83862—Heat curing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83986—Specific sequence of steps, e.g. repetition of manufacturing steps, time sequence
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/9205—Intermediate bonding steps, i.e. partial connection of the semiconductor or solid-state body during the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
- H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Definitions
- This invention relates to a bonding method for through-silicon-via based 3D wafer stacking, in particular the invention relates to a hybrid bonding method employing aspects of both adhesive and solder bonding. The invention also extends to the resulting wafer stack assembly.
- TSV through-silicon-via
- a via is fabricated in a silicon chip with different active IC devices or other devices fabricated by a semiconductor process and the via is filled with metal such as Cu, Au, W, solders, or a highly-doped semiconductor material such as polysilicon. Multiple components provided with such vias are then stacked and bonded together.
- the bonding method is an important aspect of the fabrication of stacked electronic components. An ideal bonding method should be reliable and cost-effective.
- wire bonding interconnection the use of TSV interconnects has been proposed and methods including diffusion bonding, soldering, and adhesive bonding can be used to bond wafers/chips with TSV interconnects.
- a thin metal bonding layer (formed for example preferably from copper but also possibly tin, indium, gold, nickel, silver, palladium, palladium-nickel alloy or titanium) is applied to the respective surface of semiconductor components that are to be bonded.
- IMC intermetallic compound
- Diffusion bonding produces a good quality bond that is reliable, but disadvantages of this method include the requirements for very good coplanarity of the two semiconductor components and the need for a high bonding temperature. The method is therefore difficult to implement and is expensive.
- a typical example of a diffusion bonding method is shown in US 7,157,787.
- Adhesive bonding is a low cost option in which an adhesive layer is provided on the surfaces to be bonded together.
- An example of adhesive bonding is shown in US 6,593,645.
- US 6,448,661 shows an example of the prior art in which chips are bonded using conductive adhesives such as anisotropic conductive film (ACF) or anisotropic conductive adhesive (ACA).
- ACF anisotropic conductive film
- ACA anisotropic conductive adhesive
- Another example of adhesive bonding is shown in US 4,897,708 where wafers are bonded by adhesive and electrical connections are made by a conductive liquid.
- adhesive bonding is low cost and does not present significant manufacturing problems, it provides inferior electrical connections at the vias and is not generally suitable for high current use and is unreliable.
- soldering method An example of a soldering method is shown in US 6,577,013.
- solder is applied at the junctions of vias on semiconductor components to be stacked. Soldering does not require such high temperatures as diffusion bonding and can still produce a good reliable bond. However, soldering encounters problems as the number of components being stacked increases.
- An example of solder bonding can be found in US 7,317,256 which describes the bonding of multiple stacked wafers, another example is US 7,215,033. In such methods, however, when a new wafer is added to a stack and a soldering process is carried out to form an IMC connecting the new wafer to the stack, the previously formed IMCs between other wafers grow very fast under the high soldering temperature.
- a method of forming a wafer stack comprising the steps of, forming a plurality of wafers into a stack, each said wafer being provided with at least one through-silicon-via and with solder material being provided between through-silicon-vias formed in adjacent wafers, said wafers being bonded together by means of adhesive layers provided between adjacent wafers, and subjecting said stack to a single reflow process whereby said through-silicon-vias are electrically interconnected by said solder material.
- the adhesive layers are patterned to define channels that extend from at least some of said through-silicon-vias to an edge of the stack.
- the adhesive layer may comprise a photosensitive adhesive that is patterned by exposure to light.
- the adhesive layer is patterned to define a space surrounding each through-silicon-via formed in a wafer.
- the space may be annular or any other suitable shape.
- at least two through-silicon-vias will be formed in a wafer and the spaces surrounding said through-silicon-vias are interconnected by channels.
- a wafer may be provided with a regular array of through-silicon-vias and the space surrounding each said through-silicon-via is connected by channels to the spaces surrounding all adjacent through-silicon-vias.
- the adhesive layers are patterned to divide a wafer into a plurality of chips and wherein the chips in a wafer are divided by main channels formed by patterning of the adhesive layer and extending to at least one edge of the wafer, and each chip may include at least one through-silicon-via provided with a channel extending from the space surrounding the through-silicon-via to a main channel.
- the stack is subject to loading compression during said soldering process.
- a wafer stack comprising a plurality of wafers arranged in a stack, each wafer including at least one through-silicon- via, wherein adjacent wafers are bonded together by means of an intervening adhesive layer, and wherein electrical connections between the wafers are formed by solder material provided between the through-silicon-vias formed in adjacent layers.
- the adhesive layers are patterned to define channels that extend from at least some of said through-silicon-vias to an edge of the stack assembly.
- the adhesive layers may be patterned to define a space surrounding each through-silicon-via formed in a wafer. This space may be annular or any other suitable shape.
- At least two through-silicon-vias are formed in a wafer and the spaces surrounding said through-silicon-vias are interconnected by channels.
- a wafer may be provided with a regular array of through-silicon-vias wherein the space surrounding each said through-silicon-via is connected by channels to the spaces surrounding all adjacent through-silicon-vias.
- said adhesive layers are patterned to divide each wafer into a plurality of chips and wherein said chips in a wafer are divided by main channels formed in a said adhesive layer and extending to at least one edge of the wafer, and wherein each said chip includes at least one through-silicon-via provided with a channel extending from the space surrounding said through-silicon-via to a said main channel.
- Fig.l is a top view of a wafer stack according to an embodiment of the invention
- Fig.2 is a cross-sectional view along line A-A in Fig.l
- Fig.3 is a cross-sectional view of a wafer illustrating the adhesive patterning
- Figs.4 to 12 show a manufacturing process for creating a stacked wafer assembly as shown in Figs.1 and 2.
- Fig.l shows an embodiment of the invention in the form of a circular wafer stack 100 which may be divided into four chips 110-113.
- Fig.2 is a cross-sectional view along line A-A showing the structure of the wafer stack with a plurality of TSVs electrically connected by solder and with individual wafers bonded together by layers of adhesive that are patterned in a manner to be described below.
- each chip 110-113 has a different arrangement of vias 120 (e.g., a simple square in 110, two rows of three vias in 111 and 112, and a square with a central via in chip 113), but in each case every via is formed with a surrounding space that connects to an edge of the chip through channels either directly or through another surrounding space.
- the four chips are divided by mutually perpendicular main rows 114- 119 that are channels formed by patterning the adhesive and which lead to the edge of the wafer.
- Each channel in one of the chips 110-113 ultimately connects to one of the main rows 114-119 and thus to the edge of the wafer.
- main rows 114-119 result from a patterning of the adhesive layer such that the layer does not extend as a uniform layer over the entire wafer but is broken into islands of adhesive corresponding to the four chips and the surrounding parts of the wafer. By dividing the adhesive layer in this way stress may be relieved in the manufacturing process.
- Fig. 2 shows the structure of the stacked wafers in more detail.
- the wafer stack comprises six wafers 10 electrically interconnected by means of through-silicon- vias (TSVs) 12.
- TSVs are electrically connected to each other by means of solder 13 located between the lower end of a TSV 12 and a metal pad 15 provided on the upper surface of a wafer 10 and covering the upper end of a TSV 12.
- the wafers 10 are physically bonded together by layers of adhesive 16.
- Fig.3 shows a very simple example in which the TSVs 12 are arranged in a simple 2 x 3 array.
- the adhesive 16 is patterned so as to leave an annular space 17 around each metal pad.
- the adhesive 16 is also patterned so as to define interconnecting channels 18 that extend between each an annular space 17 such that each annular space 17 is connected to all adjacent annular spaces 17 by means of such interconnecting channels the purpose of which will be described later.
- interconnecting channels 18 that leads from each annular space 17 to the edge 19 of the stack.
- Fig.3 only shows a simple embodiment of the invention in which the TSVs are arranged in a simple regular 2 x 3 array in which each TSV has at least one interconnecting channel 18 that leads to an edge 19 (and in the case of the four corner TSVs there are two interconnecting channels 18 leading to two edges 19).
- each TSV has at least one interconnecting channel 18 that leads to an edge 19 (and in the case of the four corner TSVs there are two interconnecting channels 18 leading to two edges 19).
- the example of Fig.3 is a simple regular array in which the interconnecting channels are at right angles to each other and each annular space 17 connects to four interconnecting channels 18, in more complex patterns different numbers of channels 18 may be provided.
- each TSV is provided with interconnecting channels 18 that connect a given TSV to all its immediately adjacent neighbours and - in the case of a TSV provided at an edge of the wafer - to the edge. Even this may not be essential, however. What is important is that a network of interconnecting channels are provided such that for every TSV, whether at an edge of the wafer or not, there exists a continuous path from the annular space 17 surrounding a TSV to an edge of the wafer 19, whether directly or via other annular spaces 17. It will also be understood that while in the embodiment shown in Figs.1-3 the spaces 17 surrounding each TSV 12 by the adhesive patterning are circular this is not essential and the spaces could take other possible shapes. It will be understood however that if no further wafers 10 are to be added to the stack no further adhesive layer 16 would be provided to the upper surface.
- the starting point is a wafer 10 formed of a suitable material such as silicon (Fig.4).
- a layer of photoresist 11 is then applied to the upper surface of the wafer 10 and patterned before a deep reactive-ion etching process is used to create vias 12.
- the isolation layer e.g., SiO2
- adhesion layer e.g., Ti/W
- seed layer e.g., Cu
- metal usually Cu or W or other suitable material by solder plating, and then a thin layer of solder is plated sequentially after finishing the filling metal plating (Fig.5).
- the vias 12 do not extend through the complete depth of the wafer 10.
- the layer of photoresist 11 is then removed (Fig.6) and the wafer 10 is then mounted on a wafer holder 14 through a layer of glue 20 (Fig.7), and the wafer 10 is then subject to a thinning process (eg mechanical grinding, chemical-mechanical-polishing or chemical or plasma etching) until the inductive metal of the vias 12 extends all the way through the wafer 10 (Fig.8).
- a thinning process eg mechanical grinding, chemical-mechanical-polishing or chemical or plasma etching
- the wafer 10 - still attached to the holder 14 - is then inverted and metal pads 15 are then formed on the exposed ends of the vias 12 (Fig.9) with a layer of insulator between the pad 15 and the wafer 10.
- An adhesive layer 16 is then applied to the exposed surface of the wafer 10 and is patterned as shown and described above with reference to Figs.l to
- the patterning of the adhesive layer 16 will also include interconnecting channels 18 as shown in Figs.l to 3 that interconnects the annular spaces 17 surrounding the metal pads 15 and which defines conduits connecting the annular spaces 17 to the edges of the wafer 10.
- the adhesive layer 16 is preferably a photosensitive polymer adhesive (e.g., SU-8) that can be patterned by exposure to light. It will of course be understand that the spaces 17 need not be annular and could be other shapes.
- the wafer holder 14 is then inverted and the wafer 10 is secured to a stiff substrate 18 through a layer of glue 19 with the patterned adhesive 16 contacting the glue layer 19.
- the wafer holder 14 is then removed and used again for the fabrication of the second wafer. Once the second wafer has been formed it is then secured to the first wafer 10 with the patterned adhesive layer 16 of the second wafer contacting the top surface of the first wafer. Once more the wafer holder 14 is removed and the process is repeated as often as required until the wafer stack is completed as shown in Fig.12.
- the assembly is then subject to a single soldering process such that all solder portions are bonded to the respective metal pads.
- the soldering process also serves to act as a post-cure of the adhesive layers.
- the wafer stack assembly may be under loading compression during the soldering/post-cure process to enhance the bonding of the wafers by means of the adhesive layers.
- solder bonding is used to provide good electrical connections between vias that can operate at high currents and with good reliability.
- the adhesive layer provides mechanical support for the layers while the stack is being assembled and easier wafer handling, and in the final wafer stack provides additional bonding strength. By patterning the adhesive layer channels are provided that enable gases released during out-gassing to escape, and by dividing the adhesive layer into different regions stress can be relieved, while the symmetric sandwich structure (adhesive-silicon-adhesive) can balance the potential warpage caused by CTE mismatch. Following the solder bonding process the wafer stack will be subject to a conventional singularity process and then underfill will be injected into the patterned adhesive layers and the wafer stack will be subject to a conventional molding process.
Abstract
There is described a hybrid bonding method for through-silicon-via based wafer stacking. Patterned adhesive layers are provided to join together adjacent wafers in the stack, while solder bondng is used to electrically connect the vias. The adhesive layers are patterned to enable outgassing and to provide stress relief.
Description
BONDING METHOD FOR THROUGH-SILICON- VIA BASED 3D WAFER STACKING
FIELD OF THE INVENTION This invention relates to a bonding method for through-silicon-via based 3D wafer stacking, in particular the invention relates to a hybrid bonding method employing aspects of both adhesive and solder bonding. The invention also extends to the resulting wafer stack assembly.
BACKGROUND OF THE INVENTION
With electronic devices, particularly portable devices such as mobile phones, becoming smaller and yet at the same time offering a wider range of functions, there is a need to integrate multifunctional chips but without increasing the size of the devices and keeping a small form factor. Increasing the number of electronic components in a 2D structure is incompatible with these objectives, and therefore 3D packages are increasingly being adopted in order to provide greater functionality and higher component density but with a small form factor.
In a 3D structure electronic components such as semiconductor chips with different active IC devices may be provided in a multilayer stacked structure. Traditionally wire bonding (e.g., US6,933,172) is used to establish electrical interconnects between chips, but wire bonding requires greater in-plane size and out-of-plane size and is inconsistent with the objective of maximizing the component density. To connect electrically the components in different layers through-silicon-via (TSV) technology may be used to provide the electrical interconnect and to provide mechanical support. In TSV technology a via is fabricated in a silicon chip with different active IC devices or other
devices fabricated by a semiconductor process and the via is filled with metal such as Cu, Au, W, solders, or a highly-doped semiconductor material such as polysilicon. Multiple components provided with such vias are then stacked and bonded together.
PRIOR ART
The bonding method is an important aspect of the fabrication of stacked electronic components. An ideal bonding method should be reliable and cost-effective. As an alternative to wire bonding interconnection, the use of TSV interconnects has been proposed and methods including diffusion bonding, soldering, and adhesive bonding can be used to bond wafers/chips with TSV interconnects.
In diffusion bonding a thin metal bonding layer (formed for example preferably from copper but also possibly tin, indium, gold, nickel, silver, palladium, palladium-nickel alloy or titanium) is applied to the respective surface of semiconductor components that are to be bonded. When the components are brought together under the correct conditions of temperature and pressure the two metal bonding layers diffuse into each other to form an intermetallic compound (IMC) and create the bond. Diffusion bonding produces a good quality bond that is reliable, but disadvantages of this method include the requirements for very good coplanarity of the two semiconductor components and the need for a high bonding temperature. The method is therefore difficult to implement and is expensive. A typical example of a diffusion bonding method is shown in US 7,157,787.
Adhesive bonding is a low cost option in which an adhesive layer is provided on the surfaces to be bonded together. An example of adhesive bonding is shown in US
6,593,645. US 6,448,661 shows an example of the prior art in which chips are bonded using conductive adhesives such as anisotropic conductive film (ACF) or anisotropic conductive adhesive (ACA). Another example of adhesive bonding is shown in US 4,897,708 where wafers are bonded by adhesive and electrical connections are made by a conductive liquid. However, while adhesive bonding is low cost and does not present significant manufacturing problems, it provides inferior electrical connections at the vias and is not generally suitable for high current use and is unreliable.
An example of a soldering method is shown in US 6,577,013. In a soldering method solder is applied at the junctions of vias on semiconductor components to be stacked. Soldering does not require such high temperatures as diffusion bonding and can still produce a good reliable bond. However, soldering encounters problems as the number of components being stacked increases. An example of solder bonding can be found in US 7,317,256 which describes the bonding of multiple stacked wafers, another example is US 7,215,033. In such methods, however, when a new wafer is added to a stack and a soldering process is carried out to form an IMC connecting the new wafer to the stack, the previously formed IMCs between other wafers grow very fast under the high soldering temperature. Since the IMC is usually a hard and brittle material so as it grows failure issues will occur (e.g., in the drop qualification test). Furthermore, if the volume of the solder materials is not controlled well in the manufacturing process, in multiple solder bonding steps the remained solders, which are not formed IMCs, will be reflowed again, this will undermine their reliability and generate manufacturing defects, leading to potential failures in severe conditions.
SUMMARY OF THE INVENTION
According to the invention there is provided a method of forming a wafer stack comprising the steps of, forming a plurality of wafers into a stack, each said wafer being provided with at least one through-silicon-via and with solder material being provided between through-silicon-vias formed in adjacent wafers, said wafers being bonded together by means of adhesive layers provided between adjacent wafers, and subjecting said stack to a single reflow process whereby said through-silicon-vias are electrically interconnected by said solder material.
Preferably the adhesive layers are patterned to define channels that extend from at least some of said through-silicon-vias to an edge of the stack. For example the adhesive layer may comprise a photosensitive adhesive that is patterned by exposure to light.
In preferred embodiments of the invention the adhesive layer is patterned to define a space surrounding each through-silicon-via formed in a wafer. The space may be annular or any other suitable shape. In many cases at least two through-silicon-vias will be formed in a wafer and the spaces surrounding said through-silicon-vias are interconnected by channels. For example a wafer may be provided with a regular array of through-silicon-vias and the space surrounding each said through-silicon-via is connected by channels to the spaces surrounding all adjacent through-silicon-vias.
In a particularly preferred embodiment, the adhesive layers are patterned to divide a wafer into a plurality of chips and wherein the chips in a wafer are divided by main channels formed by patterning of the adhesive layer and extending to at least one edge of
the wafer, and each chip may include at least one through-silicon-via provided with a channel extending from the space surrounding the through-silicon-via to a main channel.
Preferably the stack is subject to loading compression during said soldering process.
According to another aspect of the invention there is provided a wafer stack comprising a plurality of wafers arranged in a stack, each wafer including at least one through-silicon- via, wherein adjacent wafers are bonded together by means of an intervening adhesive layer, and wherein electrical connections between the wafers are formed by solder material provided between the through-silicon-vias formed in adjacent layers.
Preferably the adhesive layers are patterned to define channels that extend from at least some of said through-silicon-vias to an edge of the stack assembly. In particular the adhesive layers may be patterned to define a space surrounding each through-silicon-via formed in a wafer. This space may be annular or any other suitable shape.
In preferred embodiments at least two through-silicon-vias are formed in a wafer and the spaces surrounding said through-silicon-vias are interconnected by channels. For example a wafer may be provided with a regular array of through-silicon-vias wherein the space surrounding each said through-silicon-via is connected by channels to the spaces surrounding all adjacent through-silicon-vias.
In a particularly preferred embodiment said adhesive layers are patterned to divide each wafer into a plurality of chips and wherein said chips in a wafer are divided by main channels formed in a said adhesive layer and extending to at least one edge of the wafer,
and wherein each said chip includes at least one through-silicon-via provided with a channel extending from the space surrounding said through-silicon-via to a said main channel.
BRIEF DESCRIPTION OF THE DRAWINGS
Some embodiments of the invention will now be described by way of example and with reference to the accompanying figures, in which;-
Fig.l is a top view of a wafer stack according to an embodiment of the invention, Fig.2 is a cross-sectional view along line A-A in Fig.l, Fig.3 is a cross-sectional view of a wafer illustrating the adhesive patterning, and
Figs.4 to 12 show a manufacturing process for creating a stacked wafer assembly as shown in Figs.1 and 2.
DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS Fig.l shows an embodiment of the invention in the form of a circular wafer stack 100 which may be divided into four chips 110-113. Fig.2 is a cross-sectional view along line A-A showing the structure of the wafer stack with a plurality of TSVs electrically connected by solder and with individual wafers bonded together by layers of adhesive that are patterned in a manner to be described below.
In this example each chip 110-113 has a different arrangement of vias 120 (e.g., a simple square in 110, two rows of three vias in 111 and 112, and a square with a central via in chip 113), but in each case every via is formed with a surrounding space that connects to an edge of the chip through channels either directly or through another surrounding space. It will be seen that the four chips are divided by mutually perpendicular main rows 114-
119 that are channels formed by patterning the adhesive and which lead to the edge of the wafer. Each channel in one of the chips 110-113 ultimately connects to one of the main rows 114-119 and thus to the edge of the wafer. It will also be understood that the main rows 114-119 result from a patterning of the adhesive layer such that the layer does not extend as a uniform layer over the entire wafer but is broken into islands of adhesive corresponding to the four chips and the surrounding parts of the wafer. By dividing the adhesive layer in this way stress may be relieved in the manufacturing process.
Fig. 2 shows the structure of the stacked wafers in more detail. In this example the wafer stack comprises six wafers 10 electrically interconnected by means of through-silicon- vias (TSVs) 12. The TSVs are electrically connected to each other by means of solder 13 located between the lower end of a TSV 12 and a metal pad 15 provided on the upper surface of a wafer 10 and covering the upper end of a TSV 12. The wafers 10 are physically bonded together by layers of adhesive 16.
Fig.3, for clarity of understanding, shows a very simple example in which the TSVs 12 are arranged in a simple 2 x 3 array. As can be seen from Fig.3 the adhesive 16 is patterned so as to leave an annular space 17 around each metal pad. Furthermore the adhesive 16 is also patterned so as to define interconnecting channels 18 that extend between each an annular space 17 such that each annular space 17 is connected to all adjacent annular spaces 17 by means of such interconnecting channels the purpose of which will be described later. It will also be noted that in addition to providing connections between the annular spaces 17, there is also an interconnecting channel 18 that leads from each annular space 17 to the edge 19 of the stack.
It should be noted, however, that Fig.3 only shows a simple embodiment of the invention in which the TSVs are arranged in a simple regular 2 x 3 array in which each TSV has at least one interconnecting channel 18 that leads to an edge 19 (and in the case of the four corner TSVs there are two interconnecting channels 18 leading to two edges 19). In more complicated or larger structures there may be TSVs that are surrounded on all sides by other TSVs and may not connect directly to an edge but only to such other surrounding TSVs. Furthermore, while the example of Fig.3 is a simple regular array in which the interconnecting channels are at right angles to each other and each annular space 17 connects to four interconnecting channels 18, in more complex patterns different numbers of channels 18 may be provided. Preferably, each TSV is provided with interconnecting channels 18 that connect a given TSV to all its immediately adjacent neighbours and - in the case of a TSV provided at an edge of the wafer - to the edge. Even this may not be essential, however. What is important is that a network of interconnecting channels are provided such that for every TSV, whether at an edge of the wafer or not, there exists a continuous path from the annular space 17 surrounding a TSV to an edge of the wafer 19, whether directly or via other annular spaces 17. It will also be understood that while in the embodiment shown in Figs.1-3 the spaces 17 surrounding each TSV 12 by the adhesive patterning are circular this is not essential and the spaces could take other possible shapes. It will be understood however that if no further wafers 10 are to be added to the stack no further adhesive layer 16 would be provided to the upper surface.
The following description will explain how such a structure may be manufactured.
The starting point is a wafer 10 formed of a suitable material such as silicon (Fig.4). A layer of photoresist 11 is then applied to the upper surface of the wafer 10 and patterned before a deep reactive-ion etching process is used to create vias 12. After the isolation layer (e.g., SiO2), adhesion layer (e.g., Ti/W) and seed layer (e.g., Cu) are prepared for the vias 12, they are then filled with metal, usually Cu or W or other suitable material by solder plating, and then a thin layer of solder is plated sequentially after finishing the filling metal plating (Fig.5). It should be noted that at this stage the vias 12 do not extend through the complete depth of the wafer 10. The layer of photoresist 11 is then removed (Fig.6) and the wafer 10 is then mounted on a wafer holder 14 through a layer of glue 20 (Fig.7), and the wafer 10 is then subject to a thinning process (eg mechanical grinding, chemical-mechanical-polishing or chemical or plasma etching) until the inductive metal of the vias 12 extends all the way through the wafer 10 (Fig.8).
The wafer 10 - still attached to the holder 14 - is then inverted and metal pads 15 are then formed on the exposed ends of the vias 12 (Fig.9) with a layer of insulator between the pad 15 and the wafer 10. An adhesive layer 16 is then applied to the exposed surface of the wafer 10 and is patterned as shown and described above with reference to Figs.l to
3 such that an annular space 17 is defined around each metal pad 15. The patterning of the adhesive layer 16 will also include interconnecting channels 18 as shown in Figs.l to 3 that interconnects the annular spaces 17 surrounding the metal pads 15 and which defines conduits connecting the annular spaces 17 to the edges of the wafer 10. The adhesive layer 16 is preferably a photosensitive polymer adhesive (e.g., SU-8) that can be patterned by exposure to light. It will of course be understand that the spaces 17 need not be annular and could be other shapes.
As shown in Fig.l 1, the wafer holder 14 is then inverted and the wafer 10 is secured to a stiff substrate 18 through a layer of glue 19 with the patterned adhesive 16 contacting the glue layer 19. The wafer holder 14 is then removed and used again for the fabrication of the second wafer. Once the second wafer has been formed it is then secured to the first wafer 10 with the patterned adhesive layer 16 of the second wafer contacting the top surface of the first wafer. Once more the wafer holder 14 is removed and the process is repeated as often as required until the wafer stack is completed as shown in Fig.12.
Following completion of the wafer stack assembly, the assembly is then subject to a single soldering process such that all solder portions are bonded to the respective metal pads. At the same time the soldering process also serves to act as a post-cure of the adhesive layers. Optionally the wafer stack assembly may be under loading compression during the soldering/post-cure process to enhance the bonding of the wafers by means of the adhesive layers. The use of a single soldering process avoids the problems caused by multiple reflow steps in the prior art.
It will be understood that the process described above is a hybrid solder bonding/adhesive bonding process. Solder bonding is used to provide good electrical connections between vias that can operate at high currents and with good reliability. The adhesive layer provides mechanical support for the layers while the stack is being assembled and easier wafer handling, and in the final wafer stack provides additional bonding strength. By patterning the adhesive layer channels are provided that enable gases released during out-gassing to escape, and by dividing the adhesive layer into different regions stress can be relieved, while the symmetric sandwich structure (adhesive-silicon-adhesive) can balance the potential warpage caused by CTE mismatch.
Following the solder bonding process the wafer stack will be subject to a conventional singularity process and then underfill will be injected into the patterned adhesive layers and the wafer stack will be subject to a conventional molding process.
Claims
1. A method of forming a wafer stack comprising the steps of: forming a plurality of wafers into a stack, each said wafer being provided with at least one through-silicon-via and with solder material being provided between through-silicon-vias formed in adjacent wafers, said wafers being bonded together by means of adhesive layers provided between adjacent wafers, and subjecting said stack to a single soldering process whereby said through- silicon-vias are electrically interconnected by said solder material.
2. A method as claimed in claim 1 wherein said adhesive layers are patterned to define channels that extend from at least some of said through-silicon-vias to an edge of the stack.
3. A method as claimed in claim 2 wherein said adhesive is a photosensitive adhesive and is patterned by exposure to light.
4. A method as claimed in claim 2 wherein said adhesive layer is patterned to define a space surrounding each through-silicon-via formed in a wafer.
5. A method as claimed in claim 4 wherein said space is annular or any other suitable shape.
6. A method as claimed in claim 4 wherein at least two through-silicon-vias are formed in a wafer and the spaces surrounding said through-silicon-vias are interconnected by channels.
7. A method as claimed in claim 4 wherein a said wafer is provided with a regular array of through-silicon-vias and wherein the space surrounding each said through-silicon-via is connected by channels to the spaces surrounding all adjacent through-silicon-vias.
8. A method as claimed in claim 4 wherein said adhesive layers are patterned to divide a wafer into a plurality of chips and wherein said chips in a wafer are divided by main channels formed in said adhesive layer and extending to at least one edge of the wafer, and wherein each said chip includes at least one through-silicon-via provided with a channel extending from the space surrounding said through-silicon-via to a said main channel.
9. A method as claimed in claim 1 wherein said stack is subject to compression loading during said soldering process.
10. A method as claimed in claim 1 wherein after the single soldering process the wafer is divided into individual chips which are then subject to an underfill and molding process.
11. A wafer stack comprising a plurality of wafers arranged in a stack, each said wafer including at least one through-silicon-via, wherein adjacent wafers are bonded together by means of an intervening adhesive layer, and wherein electrical connections between said wafers are formed by solder material provided between the through-silicon-vias formed in adjacent layers.
12. A wafer stack assembly as claimed in claim 11 wherein said adhesive layer is patterned to define channels that extend from at least some of said through- silicon-vias to an edge of the stack assembly.
13. A wafer stack assembly as claimed in claim 12 wherein said adhesive layer is patterned to define a space surrounding each through-silicon-via formed in a wafer.
14. A wafer stack assembly as claimed in claim 13 wherein said space is annular or any other suitable shape.
15. A wafer stack assembly as claimed in claim 14 wherein at least two through- silicon-vias are formed in a wafer and the spaces surrounding said through- silicon- vias are interconnected by channels.
16. A wafer stack assembly as claimed in claim 15 wherein a said wafer is provided with a regular array of through-silicon-vias and wherein the space surrounding each said through-silicon-via is connected by channels to the spaces surrounding all adjacent through-silicon-vias.
17. A wafer stack assembly as claimed in claim 11 wherein said adhesive layers are patterned to divide each wafer into a plurality of chips and wherein said chips in a wafer are divided by main channels formed in a said adhesive layer and extending to at least one edge of the wafer, and wherein each said chip includes at least one through-silicon-via provided with a channel extending from the space surrounding said through-silicon-via to a said main channel.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2008800000362A CN101542701B (en) | 2008-06-05 | 2008-06-05 | Bonding method of three dimensional wafer lamination based on silicon through holes |
PCT/CN2008/071193 WO2009146587A1 (en) | 2008-06-05 | 2008-06-05 | Bongding method for through-silicon-via based 3d wafer stacking |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2008/071193 WO2009146587A1 (en) | 2008-06-05 | 2008-06-05 | Bongding method for through-silicon-via based 3d wafer stacking |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2009146587A1 true WO2009146587A1 (en) | 2009-12-10 |
Family
ID=41124193
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2008/071193 WO2009146587A1 (en) | 2008-06-05 | 2008-06-05 | Bongding method for through-silicon-via based 3d wafer stacking |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN101542701B (en) |
WO (1) | WO2009146587A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11171076B2 (en) | 2018-10-10 | 2021-11-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Compute-in-memory packages and methods forming the same |
US11621219B2 (en) | 2021-02-18 | 2023-04-04 | Rockwell Collins, Inc. | Method and apparatus for through silicon die level interconnect |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102024782B (en) | 2010-10-12 | 2012-07-25 | 北京大学 | Three-dimensional vertical interconnecting structure and manufacturing method thereof |
CN102593087B (en) * | 2012-03-01 | 2014-09-03 | 华进半导体封装先导技术研发中心有限公司 | Mixed bonding structure for three-dimension integration and bonding method for mixed bonding structure |
CN103456716B (en) * | 2012-05-29 | 2016-05-11 | 旺宏电子股份有限公司 | 3-D multi-chip lamination module and manufacture method thereof |
CN104517810B (en) * | 2013-09-30 | 2019-08-20 | 三星电子株式会社 | The method for forming semiconductor pattern and semiconductor layer |
CN104716060A (en) * | 2015-03-16 | 2015-06-17 | 中国航天科技集团公司第九研究院第七七一研究所 | TSV multi-layer chip bonding method |
CN107316855A (en) * | 2016-04-27 | 2017-11-03 | 中芯国际集成电路制造(上海)有限公司 | A kind of semiconductor devices and its manufacture method and electronic installation |
US10163864B1 (en) * | 2017-08-16 | 2018-12-25 | Globalfoundries Inc. | Vertically stacked wafers and methods of forming same |
DE102019121087A1 (en) * | 2018-10-10 | 2020-04-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | COMPUTING-IN-MEMORY-PACKAGES AND METHOD FOR THE PRODUCTION THEREOF |
CN111293109B (en) * | 2020-02-25 | 2021-11-23 | 武汉新芯集成电路制造有限公司 | Bonding structure and manufacturing method thereof |
CN113223999A (en) * | 2021-04-01 | 2021-08-06 | 光华临港工程应用技术研发(上海)有限公司 | Wafer bonding method and wafer bonding structure |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4897708A (en) * | 1986-07-17 | 1990-01-30 | Laser Dynamics, Inc. | Semiconductor wafer array |
US6448661B1 (en) * | 2001-02-09 | 2002-09-10 | Samsung Electornics Co., Ltd. | Three-dimensional multi-chip package having chip selection pads and manufacturing method thereof |
US6593645B2 (en) * | 1999-09-24 | 2003-07-15 | United Microelectronics Corp. | Three-dimensional system-on-chip structure |
US20060049501A1 (en) * | 2004-09-06 | 2006-03-09 | Young-Min Lee | Package having dummy package substrate and method of fabricating the same |
CN101038908A (en) * | 2006-03-17 | 2007-09-19 | 海力士半导体有限公司 | Stack package utilizing through vias and re-distribution lines |
US7317256B2 (en) * | 2005-06-01 | 2008-01-08 | Intel Corporation | Electronic packaging including die with through silicon via |
US20080079121A1 (en) * | 2006-09-30 | 2008-04-03 | Kwon Whan Han | Through-silicon via and method for forming the same |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5128831A (en) * | 1991-10-31 | 1992-07-07 | Micron Technology, Inc. | High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias |
-
2008
- 2008-06-05 WO PCT/CN2008/071193 patent/WO2009146587A1/en active Application Filing
- 2008-06-05 CN CN2008800000362A patent/CN101542701B/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4897708A (en) * | 1986-07-17 | 1990-01-30 | Laser Dynamics, Inc. | Semiconductor wafer array |
US6593645B2 (en) * | 1999-09-24 | 2003-07-15 | United Microelectronics Corp. | Three-dimensional system-on-chip structure |
US6448661B1 (en) * | 2001-02-09 | 2002-09-10 | Samsung Electornics Co., Ltd. | Three-dimensional multi-chip package having chip selection pads and manufacturing method thereof |
US20060049501A1 (en) * | 2004-09-06 | 2006-03-09 | Young-Min Lee | Package having dummy package substrate and method of fabricating the same |
US7317256B2 (en) * | 2005-06-01 | 2008-01-08 | Intel Corporation | Electronic packaging including die with through silicon via |
CN101038908A (en) * | 2006-03-17 | 2007-09-19 | 海力士半导体有限公司 | Stack package utilizing through vias and re-distribution lines |
US20080079121A1 (en) * | 2006-09-30 | 2008-04-03 | Kwon Whan Han | Through-silicon via and method for forming the same |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11171076B2 (en) | 2018-10-10 | 2021-11-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Compute-in-memory packages and methods forming the same |
US11621219B2 (en) | 2021-02-18 | 2023-04-04 | Rockwell Collins, Inc. | Method and apparatus for through silicon die level interconnect |
Also Published As
Publication number | Publication date |
---|---|
CN101542701A (en) | 2009-09-23 |
CN101542701B (en) | 2011-05-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7683459B2 (en) | Bonding method for through-silicon-via based 3D wafer stacking | |
WO2009146587A1 (en) | Bongding method for through-silicon-via based 3d wafer stacking | |
TWI573224B (en) | Stacked die integrated circuit | |
US9570429B2 (en) | Methods of fabrication and testing of three-dimensional stacked integrated circuit system-in-package | |
US8030208B2 (en) | Bonding method for through-silicon-via based 3D wafer stacking | |
CN105374693B (en) | Semiconductor package part and forming method thereof | |
US9748216B2 (en) | Apparatus and method for a component package | |
KR101690549B1 (en) | System and method for stacked die embedded chip build-up | |
CN107452725B (en) | Method of manufacturing semiconductor package | |
KR101501739B1 (en) | Method of Fabricating Semiconductor Packages | |
US8466542B2 (en) | Stacked microelectronic assemblies having vias extending through bond pads | |
US7973310B2 (en) | Semiconductor package structure and method for manufacturing the same | |
JP6061937B2 (en) | Microelectronic package having stacked microelectronic devices and method of manufacturing the same | |
US20180045885A1 (en) | Method of manufacturing semiconductor devices, corresponding device and circuit | |
EP1916713A2 (en) | Semiconductor package and stacked layer type semiconductor package formed with it | |
US7960210B2 (en) | Ultra-thin chip packaging | |
JP2017038075A (en) | Stackable molded ultra small electronic package including area array unit connector | |
US20090243046A1 (en) | Pulse-Laser Bonding Method for Through-Silicon-Via Based Stacking of Electronic Components | |
KR20220084107A (en) | Microelectronic device assemblies and packages and related methods and systems | |
JP2013138177A (en) | Semiconductor device manufacturing method | |
JPH08213427A (en) | Semiconductor chip and multi-chip semiconductor module | |
JP2007273782A (en) | Method of manufacturing semiconductor device | |
JP2007506278A (en) | Integrated electronic chip and interconnect device, and method for manufacturing the same | |
WO2009146588A1 (en) | Bonding method for through-silicon-via based 3d wafer stacking | |
JP2006278817A (en) | Method for forming stack structure, and method for manufacturing semiconductor device by using the forming method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200880000036.2 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08757604 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 08757604 Country of ref document: EP Kind code of ref document: A1 |