WO2009099987A1 - Gate patterning scheme with self aligned independent gate etch - Google Patents

Gate patterning scheme with self aligned independent gate etch Download PDF

Info

Publication number
WO2009099987A1
WO2009099987A1 PCT/US2009/032800 US2009032800W WO2009099987A1 WO 2009099987 A1 WO2009099987 A1 WO 2009099987A1 US 2009032800 W US2009032800 W US 2009032800W WO 2009099987 A1 WO2009099987 A1 WO 2009099987A1
Authority
WO
WIPO (PCT)
Prior art keywords
mask layer
complimentary
applying
pfet
over
Prior art date
Application number
PCT/US2009/032800
Other languages
French (fr)
Inventor
Scott Halle
Matthew E. Colburn
Thomas Dyer
Bruce Doris
Original Assignee
International Business Machines Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corporation filed Critical International Business Machines Corporation
Publication of WO2009099987A1 publication Critical patent/WO2009099987A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes

Definitions

  • the present invention relates to semiconductor fabrication process, and more particularly relates to a semiconductor fabrication process that eliminates undesired stringer formations.
  • nFET and pFET transistors are implanted with different species during the semiconductor fabrication process.
  • the nFET and pFET devices are typically separated by a shallow trench isolation (STI) region.
  • STI shallow trench isolation
  • a method for processing complimentary components within a semiconductor device wherein the complimentary components contain a first component and a second component.
  • the method includes the steps of: applying a first mask layer over polysilicon on the first component; processing the second component; applying a complimentary mask layer over the second component; removing the first mask layer; removing the polysilicon over the first component; processing the first component; and removing the complimentary mask layer, thereby processing the first and second components without the formation of a stringer.
  • the step of applying a complimentary mask layer includes a step of performing a deposition process which is then followed by a step of performing a planarizing process, for example, a technique selected from the group consisting of refiow, spin-coating, and planarizing.
  • the step of performing a deposition process includes applying a Chemical Vapor Deposition process; in a second embodiment, the step of performing a deposition process includes applying a Physical Vapor Deposition process; in a third embodiment, the step of performing a deposition process includes applying an Atomic Layer Deposition process; in a fourth embodiment, the step of performing a deposition process includes applying a electro-less plating process; and in a fifth embodiment, the step of performing a deposition process includes applying an electrochemical plating process.
  • the step of removing the complimentary mask layer comprises performing a solvent strip process; in another embodiment, the step of removing the complimentary mask layer includes performing a plasma etch process; in yet another embodiment, the step of removing the complimentary mask layer includes performing a chemical etch process; and in a further embodiment, the step of removing the complimentary mask layer includes performing a thermal degradation process.
  • the step of applying a first mask layer includes applying a mask layer comprised of resist
  • the step of applying a complimentary mask layer includes applying a mask layer comprised of a material selected from the group consisting of methyl vinyl ketone (MVK), poly-methacrylic acid (PMAA), silsesqioxane (SSQ), polyallylamine (PAA), and hexafluoroalcohol (HFA).
  • MVK methyl vinyl ketone
  • PMAA poly-methacrylic acid
  • SSQ silsesqioxane
  • PAA polyallylamine
  • HFA hexafluoroalcohol
  • the step of applying a first mask layer includes applying a mask layer comprised of resist
  • the step of applying a complimentary mask layer includes applying a mask layer comprised of a material selected from the group consisting of carbosiline and polyborane.
  • Embodiment of the present invention includes a method for processing a complimentary transistor pair, wherein the complimentary transistor pair contains an nFET and a pFET, the nFET and the pFET being separated by a shallow trench isolation region.
  • the method includes the steps of: applying a first mask layer over polysilicon on the nFET, such that the first mask layer overlaps a portion of the shallow trench isolation region; implanting the pFET; applying a complimentary mask layer over the pFET, such that the complimentary mask layer is self aligned with the first mask layer; removing the first mask layer; removing the polysilicon over the nFET; implanting the nFET; and removing the complimentary mask layer, thereby processing the complimentary transistor pair without the formation of a stringer.
  • the step of applying a complimentary mask layer includes applying a mask layer comprised of a material selected from the group consisting of methyl vinyl ketone (MVK), poly-methacrylic acid (PMAA), silsesqioxane (SSQ), polyallylamine (PAA), and hexafluoroalcohol (HFA).
  • MVK methyl vinyl ketone
  • PMAA poly-methacrylic acid
  • SSQ silsesqioxane
  • PAA polyallylamine
  • HFA hexafluoroalcohol
  • the step of removing the first mask layer includes performing a chemical etch process.
  • the step of applying a complimentary mask layer over the pFET includes applying a Physical Vapor Deposition process.
  • the step of applying a complimentary mask layer over the pFET includes applying a Chemical Vapor Deposition process.
  • the step of removing the complimentary mask layer over the pFET includes performing a plasma etch process.
  • FIGs. IA - IF illustrate prior art semiconductor fabrication steps.
  • FIGs. 2 A - 2D illustrate semiconductor fabrication steps according to one embodiment of the present invention.
  • FIG. 3 is a demonstrative flowchart indicating process steps according to one embodiment of the present invention. DETAILED DESCRIPTION
  • FIGs. IA - IF For the purposes of providing background, the relevant prior art semiconductor fabrication steps will be briefly described in FIGs. IA - IF. Note that some layers in these cross-sectional views may be omitted for clarity, if they are not pertinent to the present invention.
  • FIG. IA a portion of a semiconductor device 100 is shown.
  • Semiconductor device 100 comprises a silicon substrate 102.
  • the substrate 102 comprises an nFET region 104 (corresponding to an nFET component) and a pFET region 106 (corresponding to a pFET component), that are separated from each other by a shallow trench isolation (STI) region 108.
  • the STI region 108 is filled with a deposited dielectric.
  • Above the substrate 102 is a layer of polysilicon 110. Note that in practice, there may be multiple layers between substrate 102 and polysilicon layer 110, such as metal layers, gate oxides, and additional polysilicon layers. These layers are known in the art, but are eliminated from these drawings for the sake of clarity.
  • Above polysilicon layer 110 is a hardmask layer 112. Above the hardmask layer, two resist images 114A and 114B are shown. Resist images 114A and 114B may be formed via well-known lithographic methods.
  • FIG. IB shows semiconductor device 100 after the process steps of removing the hardmask 112, typically via an etch process.
  • the hardmask only remains where it was protected by the resist images (114A and 114B of FIG. IA). Once the hardmask is removed, the resist images are also removed, leaving two hardmask areas 112A and 112B.
  • FIG. 1C shows semiconductor device 100 after the process steps of applying mask layer 118 over the polysilicon 110, removing the mask layer 118 from the area above the pFET region 106 (via lithography) and removing the polysilicon 110 from the area above the pFET region 106, leaving only polysilicon portion HOC (which was protected by hardmask 112B) above the pFET region 106, as part of the so-called "gate stack" for the pFET. This step also leaves the polysilicon portion HOA intact, above the nFET region 104. At this point in the fabrication process, the pFET region 106 is typically implanted with the desired species, while the nFET is protected by mask layer 118.
  • FIG. ID shows semiconductor device 100 after the process steps of removing mask layer 118, in preparation for processing the nFET region 104.
  • the pFET region 106 must be protected by applying pFET mask 122 over the pFET via lithographic methods, as is shown in FIG. IE.
  • pFET mask 112 may unintentionally overlap polysilicon region HOA, as is highlighted by region 124.
  • Overlap 124 is undesirable, because when polysilicon region 11OA is removed, a stringer is formed in the area below the overlap 124.
  • FIG. IF shows semiconductor device 100 after the process step of removing the polysilicon layer 11OA, leaving only polysilicon area HOB, which forms part of the nFET "gate stack", and polysilicon portion 128, which is known in the industry as a "stringer.”
  • the stringer 128 is formed because it was protected by the pFET mask during the polysilicon removal process. This is followed by the process step of removing the pFET mask 122. Due to the overlap (124 of FIG. IE), a polysilicon stringer 128 was formed over the STI region 108.
  • the polysilicon stringer serves to electrically short the nFET and pFET devices of the finished semiconductor product, often rendering a fatal defect in it.
  • FIGs. 2A - 2D illustrate semiconductor fabrication steps according to one embodiment of the present invention.
  • FIG. 2A a portion of a semiconductor device 200 is shown. Note that similar elements may be referred to by similar numbers in which case, typically the last two significant digits may be the same.
  • silicon substrate 202 of FIG. 2A is similar to silicon substrate 102 of FIG. IA.
  • FIG. 2A starts after FIG. 1C of the prior art process that was described previously.
  • a complimentary mask 232 is applied above pFET region 206 prior to removal of mask layer 218, serving to protect pFET region 206. This is in contrast to the prior art process illustrated in FIG. ID, where the mask layer 118 is removed prior to protection the pFET region 106.
  • the complimentary mask 232 "self aligns" to the nFET layers (210A and 218) and the possibility of overlap (see 124 of FIG. IE) is eliminated.
  • the complimentary mask preferably has good planarizing characteristics such that it can be applied, and then planarized to be flush with the nFET layers (210A and 218) as is shown in FIG. 2A.
  • the planarizing of the complimentary mask 232 can be accomplished with various techniques, including, but not limited to, reflow, controlled deposition, and spincoating.
  • CVD Chemical Vapor Deposition
  • PVD Physical Vapor Deposition
  • iPVD Ionized Physical Vapor Deposition
  • plating electroless, electrochemical
  • spincoating and evaporation.
  • ALD Atomic Layer Deposition
  • FIG. 2B shows semiconductor device 200 after the process step of removing mask layer 218, in preparation for processing the nFET region 204. Protection of pFET region 206 is already in place via complimentary mask 232.
  • FIG. 2C shows semiconductor device 200 after the process steps of removing the polysilicon layer 210A, leaving only polysilicon region 210B, as part of the nFET "gate stack," shown as reference 213.
  • the nFET region 204 may then be implanted with the desired species while the pFET region 206 is protected by complimentary mask 232.
  • FIG. 2D shows semiconductor device 200 after the process step of removing complimentary mask 232.
  • Various methods may be used to remove complimentary mask 232, including, but not limited to, solvent strip, plasma etch, wet chemical etch, thermal degradation, UV degradation, or combinations thereof.
  • the present invention achieves the desired result of having no stringer over the STI region 208 (compare with 128 of FIG. IF).
  • the mask layer 218 is chosen to be selectively etched with respect to complimentary mask 232. Selective etch techniques are well known in the art.
  • the selectivity of removal between mask layer 218 and complimentary mask 232 is preferably of a ratio ranging from 1 :2 to 1:10. With these selectivity ratios, the mask layer 218 is able to be etched at a much faster rate than the complimentary mask 232. This allows the mask layer 218 to be removed without removing the complimentary mask 232.
  • the complimentary mask 232 preferably has the property of being strippable without impacting the gate profile or gate oxide layer of the device it is protecting.
  • the mask layer 218 may be organic, and the complimentary mask can be chosen as silicon based. In this case, a chemical etch can be used to remove the organic material at a much faster rate than the inorganic (silicon based) materials.
  • the organic resist is etched in 02 and H2 plasmas, selective solvents, or thermally degraded relative to the complimentary mask 232 comprised of the inorganic material (SSQ, polyborane, or silane derivatives).
  • Materials that can be used for the mask 218 or complimentary mask 232 include, but are not limited to, methyl vinyl ketone (MVK), poly-methacrylic acid (PMAA), silsesqioxane (SSQ), polyallylamine (PAA), and hexafiuoroalcohol (HFA).
  • Resists may also be used to form the mask 218. Resists typically contain aliphatic and / or aromatic resins (dependent on the wavelength), photoactive compounds such as chromophores, photoacids, and quenchers. Other components such as surfactants and plasticizers are also common.
  • the table below illustrates some combinations that may be used.
  • the table below is intended to be exemplary, and not intended to be limiting. Other materials may be used, so long as they exhibit the desired selectivity properties.
  • FIG. 3 is a flowchart indicating process steps of the present invention.
  • a first mask layer is deposited on the semiconductor device. This corresponds to the deposition of mask layer 218 in FIG. 2A.
  • a complimentary mask layer is deposited. This corresponds to the deposition of complimentary mask layer 232 in FIG. 2A.
  • the first mask layer is removed. This results in the semiconductor device shown in FIG. 2B (note the absence of layer 218).
  • the polysilicon is removed from the first region. This results in the semiconductor device shown in FIG. 2C (note the absence of layer 210A).
  • the complimentary mask layer is removed. This results in the semiconductor device shown in FIG. 2D (note the absence of layer 232), wherein no stringer is formed over the STI region (208 of FIG. 2D).
  • the present invention provides an improved method for patterning in a semiconductor fabrication process, and serves to promote continued high reliability for semiconductor devices and circuits.

Abstract

A method for self-aligned gate patterning is disclosed. Two masks are used to process adjacent semiconductor components, such as an nFET and pFET that are separated by a shallow trench isolation region. The mask materials are chosen to facilitate selective etching. The second mask is applied while the first mask is still present, thereby causing the second mask to self align to the first mask. This avoids the undesirable formation of a stringer over the shallow trench isolation region, thereby improving the yield of a semiconductor manufacturing operation.

Description

GATE PATTERNING SCHEME WITH SELF ALIGNED INDEPENDENT GATE ETCH
CROSS REFERENCE TO RELATED APPLICATION
[01] The present application claims the benefit of priority of US patent application S/N:
12/027,444, entitled "Gate Patterning Scheme With Self Aligned Independent Gate Etch", filed February 7, 2008 with the United States Patent and Trademark Office, the content of which is incorporated herein by reference in its entirety.
FIELD OF THE INVENTION
[02] The present invention relates to semiconductor fabrication process, and more particularly relates to a semiconductor fabrication process that eliminates undesired stringer formations.
BACKGROUND OF THE INVENTION
[03] As the trend of miniaturization in the field of semiconductor manufacturing continues, new challenges arise in maintaining acceptable productions yields. In particular, many semiconductor devices such as SRAM devices rely on complimentary components, that is, components that must be processed (e.g. doped) separately within a device. One such example would be nFET and pFET transistors, which are implanted with different species during the semiconductor fabrication process. The nFET and pFET devices are typically separated by a shallow trench isolation (STI) region. For the purposes of improving the circuit density, it is desirable to minimize the width of the STI region. However, as the width of the STI region decreases, there is a greater chance for an unintended polysilicon stringer to form above the STI region, thereby electrically shorting the components on each side of the STI region, and causing a fatal defect within the semiconductor device. Therefore, what is needed is a semiconductor fabrication process overcomes these issues, while not requiring an increase in the width of the STI region. SUMMARY OF THE INVENTION
[04] According to embodiment of the present invention, a method is provided for processing complimentary components within a semiconductor device wherein the complimentary components contain a first component and a second component. The method includes the steps of: applying a first mask layer over polysilicon on the first component; processing the second component; applying a complimentary mask layer over the second component; removing the first mask layer; removing the polysilicon over the first component; processing the first component; and removing the complimentary mask layer, thereby processing the first and second components without the formation of a stringer.
[05] In one embodiment, the step of applying a complimentary mask layer includes a step of performing a deposition process which is then followed by a step of performing a planarizing process, for example, a technique selected from the group consisting of refiow, spin-coating, and planarizing. Also for example, in a first embodiment, the step of performing a deposition process includes applying a Chemical Vapor Deposition process; in a second embodiment, the step of performing a deposition process includes applying a Physical Vapor Deposition process; in a third embodiment, the step of performing a deposition process includes applying an Atomic Layer Deposition process; in a fourth embodiment, the step of performing a deposition process includes applying a electro-less plating process; and in a fifth embodiment, the step of performing a deposition process includes applying an electrochemical plating process.
[06] In one embodiment, the step of removing the complimentary mask layer comprises performing a solvent strip process; in another embodiment, the step of removing the complimentary mask layer includes performing a plasma etch process; in yet another embodiment, the step of removing the complimentary mask layer includes performing a chemical etch process; and in a further embodiment, the step of removing the complimentary mask layer includes performing a thermal degradation process.
[07] In one embodiment, the step of applying a first mask layer includes applying a mask layer comprised of resist, and the step of applying a complimentary mask layer includes applying a mask layer comprised of a material selected from the group consisting of methyl vinyl ketone (MVK), poly-methacrylic acid (PMAA), silsesqioxane (SSQ), polyallylamine (PAA), and hexafluoroalcohol (HFA).
[08] In another embodiment, the step of applying a first mask layer includes applying a mask layer comprised of resist, and the step of applying a complimentary mask layer includes applying a mask layer comprised of a material selected from the group consisting of carbosiline and polyborane.
[09] Embodiment of the present invention includes a method for processing a complimentary transistor pair, wherein the complimentary transistor pair contains an nFET and a pFET, the nFET and the pFET being separated by a shallow trench isolation region. The method includes the steps of: applying a first mask layer over polysilicon on the nFET, such that the first mask layer overlaps a portion of the shallow trench isolation region; implanting the pFET; applying a complimentary mask layer over the pFET, such that the complimentary mask layer is self aligned with the first mask layer; removing the first mask layer; removing the polysilicon over the nFET; implanting the nFET; and removing the complimentary mask layer, thereby processing the complimentary transistor pair without the formation of a stringer.
[010] In one embodiment, the step of applying a complimentary mask layer includes applying a mask layer comprised of a material selected from the group consisting of methyl vinyl ketone (MVK), poly-methacrylic acid (PMAA), silsesqioxane (SSQ), polyallylamine (PAA), and hexafluoroalcohol (HFA).
[011] In one embodiment, the step of removing the first mask layer includes performing a chemical etch process. In another embodiment, the step of applying a complimentary mask layer over the pFET includes applying a Physical Vapor Deposition process. In yet another embodiment, the step of applying a complimentary mask layer over the pFET includes applying a Chemical Vapor Deposition process. [012] In one embodiment, the step of removing the complimentary mask layer over the pFET includes performing a plasma etch process.
BRIEF DESCRIPTION OF THE DRAWINGS
[013] The structure, operation, and advantages of the present invention will become further apparent upon consideration of the following description taken in conjunction with the accompanying figures (FIGs.). The figures are intended to be illustrative, not limiting.
[014] Certain elements in some of the figures may be omitted, or illustrated not-to-scale, for illustrative clarity. The cross-sectional views may be in the form of "slices", or "near-sighted" cross-sectional views, omitting certain background lines which would otherwise be visible in a "true" cross-sectional view, for illustrative clarity. Block diagrams may not illustrate certain connections that are not critical to the implementation or operation of the present invention, for illustrative clarity.
[015] In the drawings accompanying the description that follows, often both reference numerals and legends (labels, text descriptions) may be used to identify elements. If legends are provided, they are intended merely as an aid to the reader, and should not in any way be interpreted as limiting.
[016] Often, similar elements may be referred to by similar numbers in various figures (FIGs) of the drawing, in which case typically the last two significant digits may be the same, the most significant digit being the number of the drawing figure (FIG).
[017] FIGs. IA - IF illustrate prior art semiconductor fabrication steps.
FIGs. 2 A - 2D illustrate semiconductor fabrication steps according to one embodiment of the present invention. FIG. 3 is a demonstrative flowchart indicating process steps according to one embodiment of the present invention. DETAILED DESCRIPTION
[018] For the purposes of providing background, the relevant prior art semiconductor fabrication steps will be briefly described in FIGs. IA - IF. Note that some layers in these cross-sectional views may be omitted for clarity, if they are not pertinent to the present invention.
[019] Referring now to FIG. IA, a portion of a semiconductor device 100 is shown.
Semiconductor device 100 comprises a silicon substrate 102. The substrate 102 comprises an nFET region 104 (corresponding to an nFET component) and a pFET region 106 (corresponding to a pFET component), that are separated from each other by a shallow trench isolation (STI) region 108. The STI region 108 is filled with a deposited dielectric. Above the substrate 102 is a layer of polysilicon 110. Note that in practice, there may be multiple layers between substrate 102 and polysilicon layer 110, such as metal layers, gate oxides, and additional polysilicon layers. These layers are known in the art, but are eliminated from these drawings for the sake of clarity. Above polysilicon layer 110 is a hardmask layer 112. Above the hardmask layer, two resist images 114A and 114B are shown. Resist images 114A and 114B may be formed via well-known lithographic methods.
[020] FIG. IB shows semiconductor device 100 after the process steps of removing the hardmask 112, typically via an etch process. The hardmask only remains where it was protected by the resist images (114A and 114B of FIG. IA). Once the hardmask is removed, the resist images are also removed, leaving two hardmask areas 112A and 112B.
[021] FIG. 1C shows semiconductor device 100 after the process steps of applying mask layer 118 over the polysilicon 110, removing the mask layer 118 from the area above the pFET region 106 (via lithography) and removing the polysilicon 110 from the area above the pFET region 106, leaving only polysilicon portion HOC (which was protected by hardmask 112B) above the pFET region 106, as part of the so-called "gate stack" for the pFET. This step also leaves the polysilicon portion HOA intact, above the nFET region 104. At this point in the fabrication process, the pFET region 106 is typically implanted with the desired species, while the nFET is protected by mask layer 118.
[022] FIG. ID shows semiconductor device 100 after the process steps of removing mask layer 118, in preparation for processing the nFET region 104. However, before processing the nFET region 104, the pFET region 106 must be protected by applying pFET mask 122 over the pFET via lithographic methods, as is shown in FIG. IE.
[023] Still referring to FIG. IE, it is shown that pFET mask 112 may unintentionally overlap polysilicon region HOA, as is highlighted by region 124. Overlap 124 is undesirable, because when polysilicon region 11OA is removed, a stringer is formed in the area below the overlap 124.
[024] FIG. IF shows semiconductor device 100 after the process step of removing the polysilicon layer 11OA, leaving only polysilicon area HOB, which forms part of the nFET "gate stack", and polysilicon portion 128, which is known in the industry as a "stringer." The stringer 128 is formed because it was protected by the pFET mask during the polysilicon removal process. This is followed by the process step of removing the pFET mask 122. Due to the overlap (124 of FIG. IE), a polysilicon stringer 128 was formed over the STI region 108. The polysilicon stringer serves to electrically short the nFET and pFET devices of the finished semiconductor product, often rendering a fatal defect in it.
[025] Having now described the prior art process, and illustrating the problem of stringer formation that is inherent with it, the present invention will now be described in the following figures.
[026] FIGs. 2A - 2D illustrate semiconductor fabrication steps according to one embodiment of the present invention.
[027] Referring now to FIG. 2A, a portion of a semiconductor device 200 is shown. Note that similar elements may be referred to by similar numbers in which case, typically the last two significant digits may be the same. For example, silicon substrate 202 of FIG. 2A is similar to silicon substrate 102 of FIG. IA.
[028] FIG. 2A starts after FIG. 1C of the prior art process that was described previously. In FIG. 2A, a complimentary mask 232 is applied above pFET region 206 prior to removal of mask layer 218, serving to protect pFET region 206. This is in contrast to the prior art process illustrated in FIG. ID, where the mask layer 118 is removed prior to protection the pFET region 106.
[029] Because the polysilicon layer 21 OA and mask layer 218 are both present when the complimentary mask 232 is applied, the complimentary mask 232 "self aligns" to the nFET layers (210A and 218) and the possibility of overlap (see 124 of FIG. IE) is eliminated. The complimentary mask preferably has good planarizing characteristics such that it can be applied, and then planarized to be flush with the nFET layers (210A and 218) as is shown in FIG. 2A. The planarizing of the complimentary mask 232 can be accomplished with various techniques, including, but not limited to, reflow, controlled deposition, and spincoating.
[030] There are various suitable techniques for applying the complimentary mask, including, but not limited to, CVD (Chemical Vapor Deposition), PVD (Physical Vapor Deposition), iPVD (Ionized Physical Vapor Deposition), plating (electroless, electrochemical), spincoating, and evaporation. ALD (Atomic Layer Deposition) may also be used.
[031] FIG. 2B shows semiconductor device 200 after the process step of removing mask layer 218, in preparation for processing the nFET region 204. Protection of pFET region 206 is already in place via complimentary mask 232.
[032] FIG. 2C shows semiconductor device 200 after the process steps of removing the polysilicon layer 210A, leaving only polysilicon region 210B, as part of the nFET "gate stack," shown as reference 213. The nFET region 204 may then be implanted with the desired species while the pFET region 206 is protected by complimentary mask 232.
[033] FIG. 2D shows semiconductor device 200 after the process step of removing complimentary mask 232. Various methods may be used to remove complimentary mask 232, including, but not limited to, solvent strip, plasma etch, wet chemical etch, thermal degradation, UV degradation, or combinations thereof. The present invention achieves the desired result of having no stringer over the STI region 208 (compare with 128 of FIG. IF).
[034] There is a relationship between complimentary mask 232 and mask layer 218 that is preferable for use with the present invention. The mask layer 218 is chosen to be selectively etched with respect to complimentary mask 232. Selective etch techniques are well known in the art. The selectivity of removal between mask layer 218 and complimentary mask 232 is preferably of a ratio ranging from 1 :2 to 1:10. With these selectivity ratios, the mask layer 218 is able to be etched at a much faster rate than the complimentary mask 232. This allows the mask layer 218 to be removed without removing the complimentary mask 232. The complimentary mask 232 preferably has the property of being strippable without impacting the gate profile or gate oxide layer of the device it is protecting.
[035] There are a variety of possible combinations of materials that may be used to achieve the desired selectivity. Selective etching is known in the art, and techniques for selective etching are disclosed in various references, such as U.S. Patent 4,869,777, which is incorporated by reference herein. In an exemplary embodiment, the mask layer 218 may be organic, and the complimentary mask can be chosen as silicon based. In this case, a chemical etch can be used to remove the organic material at a much faster rate than the inorganic (silicon based) materials.
[036] For example, considering the case of a mask 218 comprised of an organic resist, and an inorganic complimentary mask 232 which is comprised of SSQ, polyborane, or silane derivatives. In one embodiment of the present invention, the organic resist is etched in 02 and H2 plasmas, selective solvents, or thermally degraded relative to the complimentary mask 232 comprised of the inorganic material (SSQ, polyborane, or silane derivatives).
[037] Materials that can be used for the mask 218 or complimentary mask 232 include, but are not limited to, methyl vinyl ketone (MVK), poly-methacrylic acid (PMAA), silsesqioxane (SSQ), polyallylamine (PAA), and hexafiuoroalcohol (HFA). Resists may also be used to form the mask 218. Resists typically contain aliphatic and / or aromatic resins (dependent on the wavelength), photoactive compounds such as chromophores, photoacids, and quenchers. Other components such as surfactants and plasticizers are also common.
[038] The table below illustrates some combinations that may be used. The table below is intended to be exemplary, and not intended to be limiting. Other materials may be used, so long as they exhibit the desired selectivity properties.
Figure imgf000011_0001
Figure imgf000012_0001
[039] FIG. 3 is a flowchart indicating process steps of the present invention. In process step 362, a first mask layer is deposited on the semiconductor device. This corresponds to the deposition of mask layer 218 in FIG. 2A. In process step 364, a complimentary mask layer is deposited. This corresponds to the deposition of complimentary mask layer 232 in FIG. 2A. In process step 366, the first mask layer is removed. This results in the semiconductor device shown in FIG. 2B (note the absence of layer 218). In process step 368, the polysilicon is removed from the first region. This results in the semiconductor device shown in FIG. 2C (note the absence of layer 210A). Finally, in step 370, the complimentary mask layer is removed. This results in the semiconductor device shown in FIG. 2D (note the absence of layer 232), wherein no stringer is formed over the STI region (208 of FIG. 2D).
[040] As can be seen from the aforementioned description, the present invention provides an improved method for patterning in a semiconductor fabrication process, and serves to promote continued high reliability for semiconductor devices and circuits.
[041 ] It will be understood that the present invention may have various other embodiments. Furthermore, while the form of the invention herein shown and described constitutes a preferred embodiment of the invention, it is not intended to illustrate all possible forms thereof. It will also be understood that the words used are words of description rather than limitation, and that various changes may be made without departing from the spirit and scope of the invention disclosed. Thus, the scope of the invention should be determined by the appended claims and their legal equivalents, rather than solely by the examples given.

Claims

CLAIMS What is claimed is:
1. A method for processing complimentary components within a semiconductor device, wherein the complimentary components include a first component and a second component, the method comprising the steps of: applying a first mask layer (218) over polysilicon on the first component; processing the second component (210C, 212B); applying a complimentary mask layer (232) over the second component; removing the first mask layer (218); removing the polysilicon (210A) over the first component; processing the first component; and removing the complimentary mask layer, thereby processing the first and second components without the formation of a stringer.
2. The method of claim 1 wherein the step of applying a complimentary mask layer comprises the step of performing a deposition process followed by the step of performing a planarizing process.
3. The method of claim 2, wherein the step of performing the deposition process comprises Chemical Vapor Deposition.
4. The method of claim 2, wherein the step of performing the deposition process comprises Physical Vapor Deposition.
5. The method of claim 2, wherein the step of performing the deposition process comprises Atomic Layer Deposition.
6. The method of claim 2, wherein the step of performing the deposition process comprises electroless plating.
7. The method of claim 2, wherein the step of performing the deposition process comprises electrochemical plating.
8. The method of claim 2, wherein the step of performing the planarizing process comprises a technique selected from the group consisting of reflow, spincoating, and planarizing.
9. The method of claim 1 wherein the step of removing the complimentary mask layer comprises performing a solvent strip process.
10. The method of claim 1 wherein the step of removing the complimentary mask layer comprises performing a plasma etch process.
11. The method of claim 1 wherein the step of removing the complimentary mask layer comprises performing a chemical etch process.
12. The method of claim 1 wherein the step of removing the complimentary mask layer comprises performing a thermal degradation process.
13. The method of claim 1, wherein the step of applying a first mask layer comprises applying a mask layer comprised of resist, and the step of applying a complimentary mask layer comprises applying a mask layer comprised of a material selected from the group consisting of methyl vinyl ketone (MVK), poly-methacrylic acid (PMAA), silsesqioxane (SSQ), polyallylamine (PAA), and hexafluoroalcohol (HFA).
14. The method of claim 1, wherein the step of applying a first mask layer comprises applying a mask layer comprised of resist, and the step of applying a complimentary mask layer comprises applying a mask layer comprised of a material selected from the group consisting of carbosiline and polyborane.
15. A method for processing a complimentary transistor pair, wherein the complimentary transistor pair comprises an nFET (204) and a pFET (206), the nFET and the pFET being separated by a shallow trench isolation region (208), comprising the steps of: applying a first mask layer (218) over polysilicon on the nFET, such that the first mask layer overlaps a portion of the shallow trench isolation region (208); implanting the pFET; applying a complimentary mask layer (232) over the pFET, such that the complimentary mask layer is self aligned with the first mask layer (218); removing the first mask layer; removing the polysilicon over the nFET; implanting the nFET; and removing the complimentary mask layer, thereby processing the complimentary transistor pair without the formation of a stringer.
16. The method of claim 15, wherein the step of applying a complimentary mask layer comprises applying a mask layer comprised of a material selected from the group consisting of methyl vinyl ketone (MVK), poly-methacrylic acid (PMAA), silsesqioxane (SSQ), polyallylamine (PAA), and hexafluoroalcohol (HFA).
17. The method of claim 15 wherein the step of removing the first mask layer comprises performing a chemical etch process.
18. The method of claim 15, wherein the step of applying a complimentary mask layer over the pFET comprises Physical Vapor Deposition.
19. The method of claim 15, wherein the step of applying a complimentary mask layer over the pFET comprises Chemical Vapor Deposition.
20. The method of claim 15 wherein the step of removing the complimentary mask layer comprises performing a plasma etch process.
PCT/US2009/032800 2008-02-07 2009-02-02 Gate patterning scheme with self aligned independent gate etch WO2009099987A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/027,444 US7749903B2 (en) 2008-02-07 2008-02-07 Gate patterning scheme with self aligned independent gate etch
US12/027,444 2008-02-07

Publications (1)

Publication Number Publication Date
WO2009099987A1 true WO2009099987A1 (en) 2009-08-13

Family

ID=40939242

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2009/032800 WO2009099987A1 (en) 2008-02-07 2009-02-02 Gate patterning scheme with self aligned independent gate etch

Country Status (2)

Country Link
US (1) US7749903B2 (en)
WO (1) WO2009099987A1 (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4539278A (en) * 1984-03-12 1985-09-03 Eaton Corporation Mask structure for X-ray lithography and method for making same
US5498579A (en) * 1993-12-10 1996-03-12 Intel Corporation Method of producing semiconductor device layer layout
US5780188A (en) * 1997-08-22 1998-07-14 Micron Technology, Inc. Lithographic system and method for exposing a target utilizing unequal stepping distances
US6509221B1 (en) * 2001-11-15 2003-01-21 International Business Machines Corporation Method for forming high performance CMOS devices with elevated sidewall spacers
US6579657B1 (en) * 1997-03-31 2003-06-17 Mitsubishi Denki Kabushiki Kaisha Material for forming a fine pattern and method for manufacturing a semiconductor device using the same
US6730573B1 (en) * 2002-11-01 2004-05-04 Chartered Semiconductor Manufacturing Ltd. MIM and metal resistor formation at CU beol using only one extra mask
US20050170291A1 (en) * 2002-03-19 2005-08-04 Berg N. E. Process and apparatus for manufacturing printed circuit boards
US20060228889A1 (en) * 2005-03-31 2006-10-12 Edelberg Erik A Methods of removing resist from substrates in resist stripping chambers

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW466256B (en) * 1995-11-24 2001-12-01 Ciba Sc Holding Ag Borate photoinitiator compounds and compositions comprising the same
US5981398A (en) * 1998-04-10 1999-11-09 Taiwan Semiconductor Manufacturing Company, Ltd. Hard mask method for forming chlorine containing plasma etched layer
TW400625B (en) * 1998-10-19 2000-08-01 United Microelectronics Corp The manufacture method of improving the etch uniformity of the complementary metal-oxide semiconductor polycrystal silicon
US6998657B2 (en) * 2003-10-21 2006-02-14 Micron Technology, Inc. Single poly CMOS imager
KR20070120605A (en) * 2005-04-14 2007-12-24 더 프레지던트 앤드 펠로우즈 오브 하바드 칼리지 Adjustable solubility in sacrificial layers for microfabrication

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4539278A (en) * 1984-03-12 1985-09-03 Eaton Corporation Mask structure for X-ray lithography and method for making same
US5498579A (en) * 1993-12-10 1996-03-12 Intel Corporation Method of producing semiconductor device layer layout
US6579657B1 (en) * 1997-03-31 2003-06-17 Mitsubishi Denki Kabushiki Kaisha Material for forming a fine pattern and method for manufacturing a semiconductor device using the same
US5780188A (en) * 1997-08-22 1998-07-14 Micron Technology, Inc. Lithographic system and method for exposing a target utilizing unequal stepping distances
US6509221B1 (en) * 2001-11-15 2003-01-21 International Business Machines Corporation Method for forming high performance CMOS devices with elevated sidewall spacers
US20050170291A1 (en) * 2002-03-19 2005-08-04 Berg N. E. Process and apparatus for manufacturing printed circuit boards
US6730573B1 (en) * 2002-11-01 2004-05-04 Chartered Semiconductor Manufacturing Ltd. MIM and metal resistor formation at CU beol using only one extra mask
US20060228889A1 (en) * 2005-03-31 2006-10-12 Edelberg Erik A Methods of removing resist from substrates in resist stripping chambers

Also Published As

Publication number Publication date
US20090203200A1 (en) 2009-08-13
US7749903B2 (en) 2010-07-06

Similar Documents

Publication Publication Date Title
US9934971B2 (en) Method of forming an integrated circuit using a patterned mask layer
EP1700338B1 (en) Methods for integrating replacement metal gate structures
KR101159339B1 (en) Process for forming dual metal gate structures
US8129235B2 (en) Method of fabricating two-step self-aligned contact
EP1761952B1 (en) Using different gate dielectrics with nmos and pmos transistors of a complementary metal oxide semiconductor integrated circuit
US20080305443A1 (en) Pattern forming method using relacs process
US20120313256A1 (en) Non-Hierarchical Metal Layers for Integrated Circuits
US9105632B2 (en) Semiconductor structures
US8377795B2 (en) Cut first methodology for double exposure double etch integration
US7235473B2 (en) Dual silicide semiconductor fabrication process
US20070048920A1 (en) Methods for dual metal gate CMOS integration
KR20020063803A (en) Method for delineation of eDRAM support device notched gate
US7545004B2 (en) Method and structure for forming strained devices
US6531365B2 (en) Anti-spacer structure for self-aligned independent gate implantation
US7951695B2 (en) Method for reducing plasma discharge damage during processing
US9093387B1 (en) Metallic mask patterning process for minimizing collateral etch of an underlayer
US7538029B2 (en) Method of room temperature growth of SiOx on silicide as an etch stop layer for metal contact open of semiconductor devices
US8153523B2 (en) Method of etching a layer of a semiconductor device using an etchant layer
US6413846B1 (en) Contact each methodology and integration scheme
US7749903B2 (en) Gate patterning scheme with self aligned independent gate etch
US7659173B2 (en) Method for manufacturing insulated-gate type field effect transistor
JP2001313338A (en) Manufacturing method of semiconductor device
US8999843B2 (en) Semiconductor device and fabricating method thereof
US6153501A (en) Method of reducing overetch during the formation of a semiconductor device
US11056342B2 (en) Method for silicidation of semiconductor device, and corresponding semiconductor device

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09708685

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 09708685

Country of ref document: EP

Kind code of ref document: A1