WO2009050516A1 - Method of fabricating an electronic device - Google Patents
Method of fabricating an electronic device Download PDFInfo
- Publication number
- WO2009050516A1 WO2009050516A1 PCT/GB2008/050950 GB2008050950W WO2009050516A1 WO 2009050516 A1 WO2009050516 A1 WO 2009050516A1 GB 2008050950 W GB2008050950 W GB 2008050950W WO 2009050516 A1 WO2009050516 A1 WO 2009050516A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- substrate
- layer structure
- onto
- depositing
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/10—Deposition of organic active material
- H10K71/12—Deposition of organic active material using liquid deposition, e.g. spin coating
- H10K71/13—Deposition of organic active material using liquid deposition, e.g. spin coating using printing techniques, e.g. ink-jet printing or screen printing
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/10—Deposition of organic active material
- H10K71/18—Deposition of organic active material using non-liquid printing techniques, e.g. thermal transfer printing from a donor sheet
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/53—Means to assemble or disassemble
- Y10T29/5313—Means to assemble electrical device
Definitions
- the present invention relates to a method of fabricating an electronic device, particularly, but not exclusively, an organic thin film transistor.
- Organic thin film transistors can be fabricated using well-known thin film deposition and patterning processes, such as evaporation, sputtering, spin coating, optical lithography and etching. Usually during fabrication, thin films of material are deposited and patterned in separate steps. This allows a manufacturer to control film quality and feature size independently and so maximise film quality and minimise feature sizes. However, many of these thin film processes are not particularly suited to fabricating transistors at low cost and in high volumes.
- organic thin film transistors can also be fabricated using printing processes, such as ink jet printing.
- printing processes such as ink jet printing.
- this usually results in a drop in film quality and/or rise in minimum feature size.
- the present invention seeks to provide an improved method of fabricating an electronic device.
- a method of fabricating an electronic device comprising providing a layer structure supported on a first substrate, providing a second, patterned substrate and transferring selected areas of the first layer structure onto the second substrate.
- the layer structure may include at least one conductive layer, at least one insulating layer and/or at least one semiconducting layer.
- the layers may be co-extensive.
- the first substrate may be a sheet.
- the second, patterned substrate may comprise electrically conductive regions supported on a sheet.
- the electronic device may be an organic thin film transistor.
- the patterned substrate may include source and drain electrodes and the layer structure may comprise a gate metallisation layer, a gate insulating layer and a semiconducting layer.
- Transferring the selected areas of the first layer structure onto the second substrate may comprise transferring all of the first layer structure across the extent of the electronic device or even all of the first layer structure.
- Transferring the selected areas of the first layer structure onto the second substrate may comprise stamping the layer structure from the first layer structure.
- Stamping may comprise heating a stamp to at least 300 °C.
- the method may comprise forming the layer structure on the first substrate by depositing a first layer on the substrate. Depositing the first layer may comprise evaporating or printing the first layer onto the substrate. The method may further comprise depositing a second layer over the first layer. Depositing the second layer may comprise printing the second layer onto the first layer. The method may further comprise depositing a third layer over the second layer. Depositing the third layer may comprise printing the third layer onto the second layer.
- the method may comprises forming the patterned substrate by etching regions of a layer structure to form a patterned layer structure on a substrate or by depositing a patterned layer structure onto a substrate.
- the layer structure may comprise a single layer. According to a second aspect of the present invention there is provided a device fabricated by the method.
- apparatus for fabricating an electronic device comprising means for providing a layer structure supported on a first substrate, means for providing a second, patterned substrate; and means for transferring selected areas of the first layer structure onto the second substrate.
- the means for providing the layer structure may comprise means for depositing a metallic layer on the substrate.
- the means for providing the layer structure may comprise printing apparatus, such as gravure printing apparatus.
- the means for providing a second, patterned substrate may comprise printing apparatus.
- the means for transferring selected areas from the first layer structure onto the second substrate may comprise a stamp.
- the stamp may be provided on a cylinder.
- Figure 1 is a plan view of an organic thin film transistor
- Figure 2 is a cross-sectional view of the transistor shown in Figure 1;
- Figure 3 is a schematic diagram showing a process of fabricating a patterned substrate
- Figure 4 is a schematic diagram showing a process of fabricating a laminate
- Figure 5 is a schematic diagram showing a process of fabricating the organic transistor shown in Figure 1 in accordance with the present invention. - A -
- the thin film transistor 1 comprises a flexible substrate 2 formed from a plastic material, such as polyethylene terephthalate (PET).
- PET polyethylene terephthalate
- the substrate 2 supports a "top gate, bottom electrode” transistor structure 3 on a first surface 4 (hereinafter referred to as "the upper face").
- the substrate 2 supports source and drain electrodes 5, 6 formed from a metal, such as aluminium, or alloy on its upper surface 4.
- a patterned layer 7 of an organic semiconductor such as poly(3-hexylthiophene) (“P3HT"), lies over the substrate 2 and the source and drain electrodes 5, 6 so as to form a channel 8 between the source and drain electrodes 5, 6.
- a patterned layer 9 of insulating material such as poly(4-vinyl phenol) (“PVP”), lies over the organic semiconductor layer 7 to form a gate dielectric and a gate electrode 10 formed from a metal, such as aluminium, or metal alloy lies over the gate dielectric 9.
- the source and drain electrodes 5, 6 have a track width, w t , of about 30 ⁇ m and a separation, w s , of about 30 ⁇ m.
- the track width and track separation may have a value between 5 and 50 ⁇ m, i.e. 5 ⁇ m ⁇ w t ⁇ 50 ⁇ m and 5 ⁇ m ⁇ w s ⁇ 50 ⁇ m.
- the source and drain electrodes 5, 6 have an interdigitated finger arrangement. However, other electrode arrangements may be used.
- the organic semiconductor layer 7, dielectric layer 9 and gate electrode 10 are co-extensive.
- the source and drain electrodes 5, 6 have a thickness, t l 3 of about 40 nm.
- the organic semiconductor layer 7 has a thickness, t 2 , of about 100 nm.
- the gate dielectric 8 has a thickness, t 3 , of about 1 ⁇ m and the gate electrode 10 has a thickness of about 40 nm.
- a sheet 12 (or "web") of metallised film is wrapped around an unwind roller 13.
- the sheet 12 comprises a substrate 2, which will eventually form the substrate for the transistor 1 ( Figure 1), and a thin layer 14 of metallisation, in this case aluminium, supported on one side 4.
- the metallisation 14 can be applied to the substrate 2 using a moving vacuum metallisation process (not shown), at speeds of up to 60 km/hr.
- the sheet 12 is paid out from the unwind roller 13 and passed between a printing roller 15 and an impression roller 16 providing support.
- An outer surface 17 of the printing roller 15 carries a printing plate or screen 18 defining an image of the source and drain electrodes 5, 6 ( Figure 1).
- the surface of the metallised sheet may be treated, e.g. using corona discharge, to improve adhesion.
- the printing roller 15 co-operates with an anilox roller 19 which is used to apply a measured amount of ink 20 from a source 21 so as to produce an ink pattern 22 which provides an etch mask on the metallisation layer 14.
- the ink 20 may comprise Microposit Sl 813 photoresist (Rohm & Haas) or other suitable mixtures of polymers dissolved in, for example non-aqueous, solvent and which is suitable for printing.
- the resist may be heated, e.g. to reduce pin holes.
- the masked metallised sheet 13' passes through a first bath 23 containing a wet etch 24 which etches unmasked areas 25 of metallisation 14 and then through a second bath 26 containing a rinse 27 to remove the etch mask 22.
- the wet etch 24 for aluminium may be an aqueous solution of phosphoric acid, acetic acid and nitric acid (Microchem Systems Ltd) or aqueous sodium hydroxide.
- the rinse 27 may be Microposit 1165 photoresist remover
- the process can be run at high speeds, e.g. 60 m/min, and has an advantage that the printing process is not used to apply a conductive ink and so can be optimised for print resolution without needing to take into account loading the ink with conductive particles.
- the etching process is quick, typically taking about 1 s to etch through the metallisation layer 14.
- the printing plate 18 is formed by laser ablation and can form images with a resolution of about 10 (Im and can even reach resolutions of about 5 (Im.
- a sheet 32 of metallised film is wrapped around an unwind roller 33.
- the sheet 32 comprises the substrate 34 supporting a thin layer 35 of metallisation, in this case aluminium, on one side 36.
- the sheet 32 is paid out from the roller 33 and is passed between a first gravure cylinder 37 and a corresponding counter impression roller 38, which is used to apply a dielectric solution 39 from source 40 over the metallisation 35.
- the solution 39 dries or is cured, for example using ultraviolet light, to leave a dielectric layer 41 on the sheet 33.
- the sheet 32 is then passed between a second gravure cylinder 42 and a corresponding counter impression roller 43, which is used to apply an organic semiconductor solution 44 from source 45 over the dielectric layer 41.
- the organic semiconductor solution 42 dries or is cured to form an organic semiconductor layer 46.
- the dielectric solution 39 may comprise poly(4-vinyl phenol) (Sigma- Aldrich) dissolved in a suitable solvent, such as isopropyl alcohol ("IPA").
- the organic semiconductor solution 44 may comprise poly(3-hexylthiophene) (Sigma-Aldrich) dissolved in a suitable solvent, such as chloroform or xylene.
- Each solution 39, 41 may include two or more different solvents and/or may include additive(s) to provide a solution which suitable for printing, e.g. having appropriate viscosity.
- the printing process produces a laminated sheet 47 including a multiple layer structure 48 comprising the metallisation layer 35, the dielectric layer 41 and the organic semiconductor layer 46.
- the laminate sheet 47 is wound onto a re-wind roller 49.
- This process can be used to form layers 35, 41, 46 which are thin (e.g. less than 500 nm thick) and high quality, namely substantially free of pin holes and contamination.
- the patterned sheet 28 ( Figure 3) and laminate sheet 47 ( Figure 4) are used to fabricate the transistor 1 ( Figure 1) in a fast roll-to-roll process using a stamping process.
- a layer transferring apparatus 51 is shown.
- stamping apparatus is used.
- the patterned sheet 28 and the laminate sheet 47 are wrapped around first and second rollers respectively 52, 53.
- the sheets 28, 47 are paid out with the layer structure 48 and the electrodes 5, 6 facing each other and are passed through a stamp comprising a patterning roller 54 and an impression roller 55.
- An outer surface 56 of the patterning roller 54 carries a plate 57 defining an image of the gate electrode 10 ( Figure 1).
- the patterning roller 54 stamps selected regions 58 of the layer structure 48 from the first sheet 47 over the electrodes 5, 6 onto the second sheet 48.
- Cold stamping or hot stamping may be used.
- the patterning roller 54 is heated to more than about 300 °C.
- the transfer process need not use stamping, e.g. to apply high pressure to transfer layer structures.
- selected regions 58 may be transferred by applying merely kissing pressure.
- Selected regions 58 may be transferred by pulling the regions from the layer structure 48, for example by virtue of surface tension.
- a sheet 59 carrying the transistor 1 having and another spent laminate sheet 60 are wound onto respective rollers 61, 62.
- the stamping process is continuous and can be used to form large numbers of transistors 1 or other types of devices, such as interconnects and sensors, simultaneously.
- the sheet 59 is processed further to interconnect transistors and/or other devices and a further stamping process can be used to deposit a layer structure comprising a single layer of conducting material so as to provide interconnects.
- the layer structure in the laminate may have only one layer or may have more than one layer.
- the device may be other forms of electronic device such as a battery, sensor or organic light emitting diode.
- the device may be based on electron and/or hole transport.
- the semiconductor may be an organic semiconductor such as be poly3- benzothiazolyl thiophene ("PBTT”) or dioctylfluorene-bithiophene (“F8T2”)
- PBTT poly3- benzothiazolyl thiophene
- F8T2 dioctylfluorene-bithiophene
- the method may be used to fabricate devices having a bottom gate structure.
- the process may be sheet fed and so stages, such as stamping, may be board-based rather than cylinder-based.
Abstract
A method of fabricating an electronic device comprises providing a layer structure (48) supported on a first substrate(34), providing a second, patterned substrate (28) and transferringselected areas (58) of the first layer structure onto the second substrate.
Description
Method of fabricating an electronic device
Field of the invention
The present invention relates to a method of fabricating an electronic device, particularly, but not exclusively, an organic thin film transistor.
Background
Organic thin film transistors can be fabricated using well-known thin film deposition and patterning processes, such as evaporation, sputtering, spin coating, optical lithography and etching. Usually during fabrication, thin films of material are deposited and patterned in separate steps. This allows a manufacturer to control film quality and feature size independently and so maximise film quality and minimise feature sizes. However, many of these thin film processes are not particularly suited to fabricating transistors at low cost and in high volumes.
To address this problem, organic thin film transistors can also be fabricated using printing processes, such as ink jet printing. However, this usually results in a drop in film quality and/or rise in minimum feature size.
The present invention seeks to provide an improved method of fabricating an electronic device.
Summary
According to a first aspect of the present invention there is provided a method of fabricating an electronic device comprising providing a layer structure supported on a first substrate, providing a second, patterned substrate and transferring selected areas of the first layer structure onto the second substrate.
This can be used to enjoy the benefits of being able to prepare high quality films and of being able to fabricate devices using a high-throughput process.
The layer structure may include at least one conductive layer, at least one insulating layer and/or at least one semiconducting layer. The layers may be co-extensive. The first substrate may be a sheet.
The second, patterned substrate may comprise electrically conductive regions supported on a sheet.
The electronic device may be an organic thin film transistor. The patterned substrate may include source and drain electrodes and the layer structure may comprise a gate metallisation layer, a gate insulating layer and a semiconducting layer.
Transferring the selected areas of the first layer structure onto the second substrate may comprise transferring all of the first layer structure across the extent of the electronic device or even all of the first layer structure.
Transferring the selected areas of the first layer structure onto the second substrate may comprise stamping the layer structure from the first layer structure.
Stamping may comprise heating a stamp to at least 300 °C.
The method may comprise forming the layer structure on the first substrate by depositing a first layer on the substrate. Depositing the first layer may comprise evaporating or printing the first layer onto the substrate. The method may further comprise depositing a second layer over the first layer. Depositing the second layer may comprise printing the second layer onto the first layer. The method may further comprise depositing a third layer over the second layer. Depositing the third layer may comprise printing the third layer onto the second layer.
The method may comprises forming the patterned substrate by etching regions of a layer structure to form a patterned layer structure on a substrate or by depositing a patterned layer structure onto a substrate. The layer structure may comprise a single layer.
According to a second aspect of the present invention there is provided a device fabricated by the method.
According to a third aspect of the present invention there is provided apparatus for fabricating an electronic device comprising means for providing a layer structure supported on a first substrate, means for providing a second, patterned substrate; and means for transferring selected areas of the first layer structure onto the second substrate.
The means for providing the layer structure may comprise means for depositing a metallic layer on the substrate. The means for providing the layer structure may comprise printing apparatus, such as gravure printing apparatus.
The means for providing a second, patterned substrate may comprise printing apparatus.
The means for transferring selected areas from the first layer structure onto the second substrate may comprise a stamp. The stamp may be provided on a cylinder.
Brief Description of the Drawings
Embodiments of the present invention will now be described, by way of example, with reference to the accompanying drawings in which:
Figure 1 is a plan view of an organic thin film transistor; Figure 2 is a cross-sectional view of the transistor shown in Figure 1;
Figure 3 is a schematic diagram showing a process of fabricating a patterned substrate;
Figure 4 is a schematic diagram showing a process of fabricating a laminate; and
Figure 5 is a schematic diagram showing a process of fabricating the organic transistor shown in Figure 1 in accordance with the present invention.
- A -
Detailed Description
Referring to Figures 1 and 2, a thin film transistor 1 in accordance with the present invention is shown. The thin film transistor 1 comprises a flexible substrate 2 formed from a plastic material, such as polyethylene terephthalate (PET). The substrate 2 supports a "top gate, bottom electrode" transistor structure 3 on a first surface 4 (hereinafter referred to as "the upper face").
The substrate 2 supports source and drain electrodes 5, 6 formed from a metal, such as aluminium, or alloy on its upper surface 4. A patterned layer 7 of an organic semiconductor, such as poly(3-hexylthiophene) ("P3HT"), lies over the substrate 2 and the source and drain electrodes 5, 6 so as to form a channel 8 between the source and drain electrodes 5, 6. A patterned layer 9 of insulating material, such as poly(4-vinyl phenol) ("PVP"), lies over the organic semiconductor layer 7 to form a gate dielectric and a gate electrode 10 formed from a metal, such as aluminium, or metal alloy lies over the gate dielectric 9.
Referring in particular to Figure 1, the source and drain electrodes 5, 6 have a track width, wt, of about 30 μm and a separation, ws, of about 30 μm. The track width and track separation may have a value between 5 and 50 μm, i.e. 5 μm < wt ≤ 50 μm and 5 μm < ws ≤ 50 μm. As shown in Figure 1, the source and drain electrodes 5, 6 have an interdigitated finger arrangement. However, other electrode arrangements may be used. As shown in Figure 1, the organic semiconductor layer 7, dielectric layer 9 and gate electrode 10 are co-extensive.
Referring in particular to Figure 2, the source and drain electrodes 5, 6 have a thickness, tl 3 of about 40 nm. The organic semiconductor layer 7 has a thickness, t2, of about 100 nm. The gate dielectric 8 has a thickness, t3, of about 1 μm and the gate electrode 10 has a thickness of about 40 nm.
Referring to Figures 3 to 5, apparatus for and a method of fabricating the thin film transistor 1 shown in Figures 1 and 2 in accordance with the present invention will now be described.
Referring in particular to Figure 3, a flexographic printing apparatus 11 is shown.
A sheet 12 (or "web") of metallised film is wrapped around an unwind roller 13. The sheet 12 comprises a substrate 2, which will eventually form the substrate for the transistor 1 (Figure 1), and a thin layer 14 of metallisation, in this case aluminium, supported on one side 4. The metallisation 14 can be applied to the substrate 2 using a moving vacuum metallisation process (not shown), at speeds of up to 60 km/hr.
The sheet 12 is paid out from the unwind roller 13 and passed between a printing roller 15 and an impression roller 16 providing support. An outer surface 17 of the printing roller 15 carries a printing plate or screen 18 defining an image of the source and drain electrodes 5, 6 (Figure 1). The surface of the metallised sheet may be treated, e.g. using corona discharge, to improve adhesion. The printing roller 15 co-operates with an anilox roller 19 which is used to apply a measured amount of ink 20 from a source 21 so as to produce an ink pattern 22 which provides an etch mask on the metallisation layer 14. The ink 20 may comprise Microposit Sl 813 photoresist (Rohm & Haas) or other suitable mixtures of polymers dissolved in, for example non-aqueous, solvent and which is suitable for printing. The resist may be heated, e.g. to reduce pin holes. The masked metallised sheet 13' passes through a first bath 23 containing a wet etch 24 which etches unmasked areas 25 of metallisation 14 and then through a second bath 26 containing a rinse 27 to remove the etch mask 22. The wet etch 24 for aluminium may be an aqueous solution of phosphoric acid, acetic acid and nitric acid (Microchem Systems Ltd) or aqueous sodium hydroxide. The rinse 27 may be Microposit 1165 photoresist remover
(Rohm & Haas). This leaves a patterned sheet 28 comprising the substrate 2 and patterned regions of metallisation, namely the source and drain electrodes 5, 6. The patterned sheet 28 is wound onto a re-wind roller 29.
The process can be run at high speeds, e.g. 60 m/min, and has an advantage that the printing process is not used to apply a conductive ink and so can be optimised for print resolution without needing to take into account loading the ink with
conductive particles. The etching process is quick, typically taking about 1 s to etch through the metallisation layer 14.
The printing plate 18 is formed by laser ablation and can form images with a resolution of about 10 (Im and can even reach resolutions of about 5 (Im.
Other forms of coating or printing can be used, such as gravure.
Referring now to Figure 4, a reverse gravure printing apparatus 31 is shown.
A sheet 32 of metallised film is wrapped around an unwind roller 33. The sheet 32 comprises the substrate 34 supporting a thin layer 35 of metallisation, in this case aluminium, on one side 36.
The sheet 32 is paid out from the roller 33 and is passed between a first gravure cylinder 37 and a corresponding counter impression roller 38, which is used to apply a dielectric solution 39 from source 40 over the metallisation 35. The solution 39 dries or is cured, for example using ultraviolet light, to leave a dielectric layer 41 on the sheet 33. The sheet 32 is then passed between a second gravure cylinder 42 and a corresponding counter impression roller 43, which is used to apply an organic semiconductor solution 44 from source 45 over the dielectric layer 41. The organic semiconductor solution 42 dries or is cured to form an organic semiconductor layer 46.
The dielectric solution 39 may comprise poly(4-vinyl phenol) (Sigma- Aldrich) dissolved in a suitable solvent, such as isopropyl alcohol ("IPA"). The organic semiconductor solution 44 may comprise poly(3-hexylthiophene) (Sigma-Aldrich) dissolved in a suitable solvent, such as chloroform or xylene. Each solution 39, 41 may include two or more different solvents and/or may include additive(s) to provide a solution which suitable for printing, e.g. having appropriate viscosity.
The printing process produces a laminated sheet 47 including a multiple layer structure 48 comprising the metallisation layer 35, the dielectric layer 41 and the
organic semiconductor layer 46. The laminate sheet 47 is wound onto a re-wind roller 49.
This process can be used to form layers 35, 41, 46 which are thin (e.g. less than 500 nm thick) and high quality, namely substantially free of pin holes and contamination.
Other forms of coating or printing can be used, such as gravure and spray coating.
The patterned sheet 28 (Figure 3) and laminate sheet 47 (Figure 4) are used to fabricate the transistor 1 (Figure 1) in a fast roll-to-roll process using a stamping process.
Referring to Figure 5, a layer transferring apparatus 51 is shown. In this example, stamping apparatus is used.
The patterned sheet 28 and the laminate sheet 47 are wrapped around first and second rollers respectively 52, 53.
The sheets 28, 47 are paid out with the layer structure 48 and the electrodes 5, 6 facing each other and are passed through a stamp comprising a patterning roller 54 and an impression roller 55. An outer surface 56 of the patterning roller 54 carries a plate 57 defining an image of the gate electrode 10 (Figure 1). The patterning roller 54 stamps selected regions 58 of the layer structure 48 from the first sheet 47 over the electrodes 5, 6 onto the second sheet 48. Cold stamping or hot stamping may be used. For hot stamping, the patterning roller 54 is heated to more than about 300 °C.
The transfer process need not use stamping, e.g. to apply high pressure to transfer layer structures. For example, selected regions 58 may be transferred by applying merely kissing pressure. Selected regions 58 may be transferred by pulling the regions from the layer structure 48, for example by virtue of surface tension.
A sheet 59 carrying the transistor 1 having and another spent laminate sheet 60 are wound onto respective rollers 61, 62.
The stamping process is continuous and can be used to form large numbers of transistors 1 or other types of devices, such as interconnects and sensors, simultaneously.
The sheet 59 is processed further to interconnect transistors and/or other devices and a further stamping process can be used to deposit a layer structure comprising a single layer of conducting material so as to provide interconnects.
It will be appreciated that many modifications may be made to the embodiments hereinbefore described.
For example, the layer structure in the laminate may have only one layer or may have more than one layer.
The device may be other forms of electronic device such as a battery, sensor or organic light emitting diode. The device may be based on electron and/or hole transport.
The semiconductor may be an organic semiconductor such as be poly3- benzothiazolyl thiophene ("PBTT") or dioctylfluorene-bithiophene ("F8T2")
The method may be used to fabricate devices having a bottom gate structure.
The process may be sheet fed and so stages, such as stamping, may be board-based rather than cylinder-based.
Claims
1. A method of fabricating an electronic device comprising: providing a layer structure supported on a first substrate; providing a second, patterned substrate; and transferring selected areas of the first layer structure onto the second substrate.
2. A method according to claim 1 , wherein the layer structure includes at least one conductive layer.
3. A method according to claim 1 or 2, wherein the layer structure includes at least one insulating layer.
4. A method according to any preceding claim, wherein the layer structures includes at least one semiconducting layer.
5. A method according to any preceding claim, wherein the second, patterned substrate comprises electrically conductive regions supported on a sheet.
6. A method according to any preceding claim, wherein the electronic device is an organic thin film transistor.
7. A method according to any preceding claim, wherein the patterned substrate carries source and drain electrodes and the layer structure comprises a gate metallisation layer, a gate insulating layer and a semiconducting layer.
8. A method according to any preceding claim, wherein transferring the selected areas of the first layer structure onto the second substrate comprises transferring all of the first layer structure across the extent of the electronic device.
9. A method according to any preceding claim, wherein transferring the selected areas of the first layer structure onto the second substrate comprises transferring all of the first layer structure.
10. A method according to any preceding claim, wherein transferring the selected areas of the first layer structure onto the second substrate comprises stamping the layer structure from the first layer structure.
11. A method according to claim 10, wherein stamping comprises heating a stamp to at least 300 °C.
12. A method according to any preceding claim, comprising: forming the layer structure on the first substrate by depositing a first layer on the substrate.
13. A method according to claim 12, wherein depositing the first layer comprises evaporating the first layer onto the substrate.
14. A method according to claim 12, wherein depositing the first layer comprises printing the first layer onto the substrate.
15. A method according to any one of claims 12 to 14, further comprising depositing a second layer over the first layer.
16. A method according to claim 15, wherein depositing the second layer comprises printing the second layer onto the first layer.
17. A method according to claim 15 or 16, further comprising depositing a third layer over the second layer.
18. A method according to claim 17, wherein depositing the third layer comprises printing the third layer onto the second layer.
19. A method according to any one of claims 1 to 18, comprising: forming the patterned substrate by etching regions of a layer structure to form a patterned layer structure on a substrate.
20. A method according to any one of claims 1 to 18, comprising: forming the patterned substrate by depositing a patterned layer structure onto a substrate.
21. A method according to claim 19 or 20, wherein the layer structure comprises a single layer.
22. A method according to any preceding claim, wherein the layer structure is dry.
23. A device fabricated by a method according to one of claims 1 to 22.
24. Apparatus for fabricating an electronic device comprising: means for providing a layer structure supported on a first substrate; means for providing a second, patterned substrate; and means for transferring selected areas of the first layer structure onto the second substrate.
25. Apparatus according to claim 24, wherein the means for providing the layer structure comprises means for depositing a metallic layer on a substrate.
26. Apparatus according to claim 24 or 25, wherein the means for providing the layer structure comprises printing apparatus.
27. Apparatus according to claim 26, wherein the printing apparatus comprises gravure printing apparatus.
28. Apparatus according to any one of claims 24 to 27, wherein the means for providing a second, patterned substrate comprises printing apparatus.
29. Apparatus according to any one of claims 24 to 28, wherein means for transferring selected areas from the first layer structure onto the second substrate comprises a stamp.
30. Apparatus according to claim 29, wherein the stamp is provided on a cylinder.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP08806764.0A EP2206171B1 (en) | 2007-10-18 | 2008-10-17 | Method of fabricating an electronic device |
US12/738,173 US8969127B2 (en) | 2007-10-18 | 2008-10-17 | Apparatus for and method of fabricating an electronic device by transfer of material onto a substrate |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0720392A GB2453766A (en) | 2007-10-18 | 2007-10-18 | Method of fabricating an electronic device |
GB0720392.0 | 2007-10-18 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2009050516A1 true WO2009050516A1 (en) | 2009-04-23 |
Family
ID=38814056
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/GB2008/050950 WO2009050516A1 (en) | 2007-10-18 | 2008-10-17 | Method of fabricating an electronic device |
Country Status (4)
Country | Link |
---|---|
US (1) | US8969127B2 (en) |
EP (1) | EP2206171B1 (en) |
GB (1) | GB2453766A (en) |
WO (1) | WO2009050516A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102010040059A1 (en) * | 2010-08-31 | 2012-03-01 | Von Ardenne Anlagentechnik Gmbh | Strip or sheet-shaped substrate e.g. metal strip, temperature controlling method for use during manufacturing e.g. organic LED, involves arranging carrier in heat transfer region between control device and substrate, and moving carrier |
US8969127B2 (en) | 2007-10-18 | 2015-03-03 | Novalia Ltd | Apparatus for and method of fabricating an electronic device by transfer of material onto a substrate |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI532191B (en) * | 2013-12-31 | 2016-05-01 | 友達光電股份有限公司 | Thin film transistor structure |
US9679946B2 (en) * | 2014-08-25 | 2017-06-13 | HGST, Inc. | 3-D planes memory device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020197554A1 (en) | 1999-01-15 | 2002-12-26 | 3M Innovative Properties Company | Thermal transfer element and process for forming organic electroluminescent devices |
US20040121568A1 (en) | 2002-12-20 | 2004-06-24 | Changsoon Kim | Methods of fabricating devices by low pressure cold welding |
US20050009327A1 (en) | 2003-05-13 | 2005-01-13 | Yoshihiro Yoshida | Apparatus and method for formation of a wiring pattern on a substrate, and electronic devices and producing methods thereof |
US20070020821A1 (en) | 2005-07-25 | 2007-01-25 | Seiko Epson Corporation | Method for forming a thin-film transistor |
Family Cites Families (89)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4677738A (en) * | 1980-05-19 | 1987-07-07 | Energy Conversion Devices, Inc. | Method of making a photovoltaic panel |
US4400409A (en) * | 1980-05-19 | 1983-08-23 | Energy Conversion Devices, Inc. | Method of making p-doped silicon films |
JP3101330B2 (en) * | 1991-01-23 | 2000-10-23 | キヤノン株式会社 | Method and apparatus for continuously forming large-area functional deposited film by microwave plasma CVD |
US5776748A (en) * | 1993-10-04 | 1998-07-07 | President And Fellows Of Harvard College | Method of formation of microstamped patterns on plates for adhesion of cells and other biological materials, devices and uses therefor |
US5512131A (en) * | 1993-10-04 | 1996-04-30 | President And Fellows Of Harvard College | Formation of microstamped patterns on surfaces and derivative articles |
US6180239B1 (en) * | 1993-10-04 | 2001-01-30 | President And Fellows Of Harvard College | Microcontact printing on surfaces and derivative articles |
JPH07283493A (en) | 1994-04-14 | 1995-10-27 | Nippon Chemicon Corp | Circuit board with function for preventing flux residue sticking |
US5707745A (en) * | 1994-12-13 | 1998-01-13 | The Trustees Of Princeton University | Multicolor organic light emitting devices |
JP3060896B2 (en) * | 1995-05-26 | 2000-07-10 | 日本電気株式会社 | Structure of bump electrode |
JP3372258B2 (en) * | 1995-08-04 | 2003-01-27 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | Stamps for lithography processes |
WO1997007429A1 (en) * | 1995-08-18 | 1997-02-27 | President And Fellows Of Harvard College | Self-assembled monolayer directed patterning of surfaces |
US6096389A (en) * | 1995-09-14 | 2000-08-01 | Canon Kabushiki Kaisha | Method and apparatus for forming a deposited film using a microwave CVD process |
US6309580B1 (en) * | 1995-11-15 | 2001-10-30 | Regents Of The University Of Minnesota | Release surfaces, particularly for use in nanoimprint lithography |
US6726812B1 (en) * | 1997-03-04 | 2004-04-27 | Canon Kabushiki Kaisha | Ion beam sputtering apparatus, method for forming a transparent and electrically conductive film, and process for the production of a semiconductor device |
US5937758A (en) * | 1997-11-26 | 1999-08-17 | Motorola, Inc. | Micro-contact printing stamp |
JPH11246971A (en) * | 1998-03-03 | 1999-09-14 | Canon Inc | Production of microcrystal silicon series thin film and producing device therefor |
US6027595A (en) * | 1998-07-02 | 2000-02-22 | Samsung Electronics Co., Ltd. | Method of making optical replicas by stamping in photoresist and replicas formed thereby |
US20030148024A1 (en) * | 2001-10-05 | 2003-08-07 | Kodas Toivo T. | Low viscosity precursor compositons and methods for the depositon of conductive electronic features |
JP2000183467A (en) * | 1998-12-14 | 2000-06-30 | Oki Electric Ind Co Ltd | Solder adhering prevention mechanism |
US6413587B1 (en) * | 1999-03-02 | 2002-07-02 | International Business Machines Corporation | Method for forming polymer brush pattern on a substrate surface |
US6547922B2 (en) * | 2000-01-31 | 2003-04-15 | Canon Kabushiki Kaisha | Vacuum-processing apparatus using a movable cooling plate during processing |
US6380101B1 (en) * | 2000-04-18 | 2002-04-30 | International Business Machines Corporation | Method of forming patterned indium zinc oxide and indium tin oxide films via microcontact printing and uses thereof |
KR100649722B1 (en) * | 2000-04-21 | 2006-11-24 | 엘지.필립스 엘시디 주식회사 | Apparatus for Patterning Electro-luminescence Display Device and Method of Patterning Electro-luminescence Display Device using the same |
US6887332B1 (en) * | 2000-04-21 | 2005-05-03 | International Business Machines Corporation | Patterning solution deposited thin films with self-assembled monolayers |
US20050268962A1 (en) * | 2000-04-27 | 2005-12-08 | Russell Gaudiana | Flexible Photovoltaic cells, systems and methods |
JP2002020863A (en) * | 2000-05-01 | 2002-01-23 | Canon Inc | Method and system for forming deposit film, and method for treating substrate |
WO2002085605A1 (en) * | 2001-04-19 | 2002-10-31 | General Electric Company | Methods for embossing and embossed articles formed thereby |
US6673287B2 (en) * | 2001-05-16 | 2004-01-06 | International Business Machines Corporation | Vapor phase surface modification of composite substrates to form a molecularly thin release layer |
WO2003016599A1 (en) * | 2001-08-09 | 2003-02-27 | Asahi Kasei Kabushiki Kaisha | Organic semiconductor element |
JP4336869B2 (en) * | 2001-11-27 | 2009-09-30 | 日本電気株式会社 | Vacuum film forming apparatus, vacuum film forming method, and battery electrode manufacturing method |
JP2003187972A (en) * | 2001-12-20 | 2003-07-04 | Dainippon Printing Co Ltd | Manufacturing method of organic el element and organic el transferring body and transferred body |
US7117790B2 (en) * | 2002-01-11 | 2006-10-10 | Massachusetts Institute Of Technology | Microcontact printing |
US6885146B2 (en) * | 2002-03-14 | 2005-04-26 | Semiconductor Energy Laboratory Co., Ltd. | Display device comprising substrates, contrast medium and barrier layers between contrast medium and each of substrates |
WO2003079734A1 (en) * | 2002-03-20 | 2003-09-25 | Fuji Photo Film Co., Ltd. | Organic thin-film device and its production method |
EP1354638A3 (en) * | 2002-04-15 | 2004-11-03 | Fuji Photo Film Co., Ltd. | Method and apparatus for manufacturing pattern members using webs on which coating films have been formed |
ATE532099T1 (en) * | 2002-05-27 | 2011-11-15 | Koninkl Philips Electronics Nv | METHOD AND DEVICE FOR TRANSFERRING A PATTERN FROM A STAMP TO A SUBSTRATE |
DE60324222D1 (en) * | 2002-06-07 | 2008-12-04 | Fujifilm Corp | Process for producing structured layers |
US6946597B2 (en) * | 2002-06-22 | 2005-09-20 | Nanosular, Inc. | Photovoltaic devices fabricated by growth from porous template |
US6792856B2 (en) * | 2002-07-16 | 2004-09-21 | International Business Machines Corporation | Method and apparatus for accurate, micro-contact printing |
JP3867659B2 (en) * | 2002-11-26 | 2007-01-10 | ソニー株式会社 | Method for manufacturing organic electroluminescent device |
US6918982B2 (en) * | 2002-12-09 | 2005-07-19 | International Business Machines Corporation | System and method of transfer printing an organic semiconductor |
US7964439B2 (en) * | 2002-12-20 | 2011-06-21 | The Trustees Of Princeton University | Methods of fabricating devices by transfer of organic material |
CN1764551A (en) * | 2003-03-27 | 2006-04-26 | 纳幕尔杜邦公司 | Shift method and the donor element of thermo-sensitive material to substrate |
US6936761B2 (en) * | 2003-03-29 | 2005-08-30 | Nanosolar, Inc. | Transparent electrode, optoelectronic apparatus and devices |
JP2004335706A (en) * | 2003-05-07 | 2004-11-25 | Canon Inc | Method for forming semiconductor element |
US7618510B2 (en) * | 2003-05-23 | 2009-11-17 | The Regents Of The University Of Michigan | Imprinting polymer film on patterned substrate |
US6860956B2 (en) * | 2003-05-23 | 2005-03-01 | Agency For Science, Technology & Research | Methods of creating patterns on substrates and articles of manufacture resulting therefrom |
US7141348B2 (en) * | 2003-05-23 | 2006-11-28 | Intelleflex Corporation | Lamination and delamination technique for thin film processing |
US7105462B2 (en) * | 2003-07-22 | 2006-09-12 | E. I. Du Pont De Nemours And Company | Lamination of organic semiconductor |
JP2007508683A (en) * | 2003-09-26 | 2007-04-05 | イー・アイ・デュポン・ドウ・ヌムール・アンド・カンパニー | Lamination through a mask |
US7588657B2 (en) * | 2003-09-29 | 2009-09-15 | Princeton University | Pattern-free method of making line gratings |
GB0323903D0 (en) * | 2003-10-11 | 2003-11-12 | Koninkl Philips Electronics Nv | Elastomeric stamp,patterning method using such a stamp and method for producing such a stamp |
DE10349963A1 (en) * | 2003-10-24 | 2005-06-02 | Leonhard Kurz Gmbh & Co. Kg | Process for producing a film |
JP4402964B2 (en) * | 2004-01-14 | 2010-01-20 | 富士フイルム株式会社 | Pattern film forming method |
DE102004005370B4 (en) | 2004-02-03 | 2007-08-16 | Samsung SDI Co., Ltd., Suwon | Electrical device with a housing and an OLED display element and method for its production |
JP4100351B2 (en) * | 2004-02-09 | 2008-06-11 | セイコーエプソン株式会社 | Thin film transistor manufacturing method |
JPWO2005098927A1 (en) * | 2004-03-31 | 2008-03-06 | コニカミノルタホールディングス株式会社 | TFT sheet and manufacturing method thereof |
US20080055581A1 (en) * | 2004-04-27 | 2008-03-06 | Rogers John A | Devices and methods for pattern generation by ink lithography |
CN102004393B (en) * | 2004-04-27 | 2013-05-01 | 伊利诺伊大学评议会 | Composite patterning devices for soft lithography |
KR100652217B1 (en) * | 2004-04-30 | 2006-12-01 | 엘지.필립스 엘시디 주식회사 | A method for forming pattern using printing method |
JP4416569B2 (en) * | 2004-05-24 | 2010-02-17 | キヤノン株式会社 | Deposited film forming method and deposited film forming apparatus |
US7772484B2 (en) * | 2004-06-01 | 2010-08-10 | Konarka Technologies, Inc. | Photovoltaic module architecture |
US7943491B2 (en) * | 2004-06-04 | 2011-05-17 | The Board Of Trustees Of The University Of Illinois | Pattern transfer printing by kinetic control of adhesion to an elastomeric stamp |
EP2650906A3 (en) * | 2004-06-04 | 2015-02-18 | The Board of Trustees of the University of Illinois | Methods and devices for fabricating and assembling printable semiconductor elements |
JP3826145B2 (en) * | 2004-07-16 | 2006-09-27 | 株式会社クラレ | Condensing film, liquid crystal panel and backlight, and method for producing condensing film |
KR20070072877A (en) * | 2004-10-22 | 2007-07-06 | 코닌클리케 필립스 일렉트로닉스 엔.브이. | Roller micro-contact printer with pressure control |
JP2006156426A (en) * | 2004-11-25 | 2006-06-15 | Seiko Epson Corp | Method of forming conductive pattern |
CN101073125B (en) * | 2004-12-07 | 2012-05-30 | 株式会社半导体能源研究所 | Semiconductor devices |
US7363854B2 (en) * | 2004-12-16 | 2008-04-29 | Asml Holding N.V. | System and method for patterning both sides of a substrate utilizing imprint lithography |
KR101085141B1 (en) * | 2004-12-17 | 2011-11-21 | 엘지디스플레이 주식회사 | Method of forming pattern having a step difference, method of making a thin film transistor and a Liquid Crystal Display Device using the same |
US7682981B2 (en) * | 2005-01-27 | 2010-03-23 | Contour Semiconductor, Inc. | Topography transfer method with aspect ratio scaling |
US7523701B2 (en) * | 2005-03-07 | 2009-04-28 | Asml Netherlands B.V. | Imprint lithography method and apparatus |
KR100634327B1 (en) * | 2005-04-13 | 2006-10-13 | 한국기계연구원 | Electronic element production method and production device |
KR101223718B1 (en) * | 2005-06-18 | 2013-01-18 | 삼성디스플레이 주식회사 | Method for patterning nano conductive film |
US8557351B2 (en) * | 2005-07-22 | 2013-10-15 | Molecular Imprints, Inc. | Method for adhering materials together |
EP1782886A1 (en) * | 2005-11-02 | 2007-05-09 | Sony Deutschland GmbH | A method of patterning molecules on a substrate using a micro-contact printing process |
US7803308B2 (en) * | 2005-12-01 | 2010-09-28 | Molecular Imprints, Inc. | Technique for separating a mold from solidified imprinting material |
US20070200489A1 (en) * | 2006-02-01 | 2007-08-30 | Poon Hak F | Large area organic electronic devices and methods of fabricating the same |
JP2009526096A (en) * | 2006-02-07 | 2009-07-16 | エフ エム シー コーポレーション | Coating method for making sustained release coatings |
US7528448B2 (en) * | 2006-07-17 | 2009-05-05 | E.I. Du Pont De Nemours And Company | Thin film transistor comprising novel conductor and dielectric compositions |
TWI427702B (en) * | 2006-07-28 | 2014-02-21 | Semiconductor Energy Lab | Method for manufacturing display device |
US20080047930A1 (en) * | 2006-08-23 | 2008-02-28 | Graciela Beatriz Blanchet | Method to form a pattern of functional material on a substrate |
JP2008103680A (en) * | 2006-09-22 | 2008-05-01 | Konica Minolta Holdings Inc | Manufacturing method for donor sheet, donor sheet, and manufacturing method for organic thin film transistor |
US20080083484A1 (en) * | 2006-09-28 | 2008-04-10 | Graciela Beatriz Blanchet | Method to form a pattern of functional material on a substrate |
US7968804B2 (en) * | 2006-12-20 | 2011-06-28 | 3M Innovative Properties Company | Methods of patterning a deposit metal on a substrate |
JP2008254405A (en) * | 2007-04-09 | 2008-10-23 | Nec Lcd Technologies Ltd | Printing method, printer, and liquid-crystal display device manufactured by using the printing method |
JP2008300612A (en) * | 2007-05-31 | 2008-12-11 | Panasonic Corp | Display device and manufacturing method thereof |
GB2453766A (en) | 2007-10-18 | 2009-04-22 | Novalia Ltd | Method of fabricating an electronic device |
CN102742013B (en) * | 2008-08-04 | 2014-12-17 | 松下电器产业株式会社 | Method for manufacturing flexible semiconductor device |
-
2007
- 2007-10-18 GB GB0720392A patent/GB2453766A/en not_active Withdrawn
-
2008
- 2008-10-17 EP EP08806764.0A patent/EP2206171B1/en not_active Not-in-force
- 2008-10-17 US US12/738,173 patent/US8969127B2/en active Active
- 2008-10-17 WO PCT/GB2008/050950 patent/WO2009050516A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020197554A1 (en) | 1999-01-15 | 2002-12-26 | 3M Innovative Properties Company | Thermal transfer element and process for forming organic electroluminescent devices |
US20040121568A1 (en) | 2002-12-20 | 2004-06-24 | Changsoon Kim | Methods of fabricating devices by low pressure cold welding |
US20050009327A1 (en) | 2003-05-13 | 2005-01-13 | Yoshihiro Yoshida | Apparatus and method for formation of a wiring pattern on a substrate, and electronic devices and producing methods thereof |
US20070020821A1 (en) | 2005-07-25 | 2007-01-25 | Seiko Epson Corporation | Method for forming a thin-film transistor |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8969127B2 (en) | 2007-10-18 | 2015-03-03 | Novalia Ltd | Apparatus for and method of fabricating an electronic device by transfer of material onto a substrate |
DE102010040059A1 (en) * | 2010-08-31 | 2012-03-01 | Von Ardenne Anlagentechnik Gmbh | Strip or sheet-shaped substrate e.g. metal strip, temperature controlling method for use during manufacturing e.g. organic LED, involves arranging carrier in heat transfer region between control device and substrate, and moving carrier |
Also Published As
Publication number | Publication date |
---|---|
GB0720392D0 (en) | 2007-11-28 |
US20100295028A1 (en) | 2010-11-25 |
EP2206171B1 (en) | 2014-05-14 |
EP2206171A1 (en) | 2010-07-14 |
GB2453766A (en) | 2009-04-22 |
US8969127B2 (en) | 2015-03-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8343779B2 (en) | Method for forming a pattern on a substrate and electronic device formed thereby | |
DeFranco et al. | Photolithographic patterning of organic electronic materials | |
Burns et al. | Inkjet printing of polymer thin-film transistor circuits | |
US7913382B2 (en) | Patterned printing plates and processes for printing electrical elements | |
US7858513B2 (en) | Fabrication of self-aligned via holes in polymer thin films | |
US7390752B2 (en) | Self-aligning patterning method | |
US8969127B2 (en) | Apparatus for and method of fabricating an electronic device by transfer of material onto a substrate | |
US8413576B2 (en) | Method of fabricating a structure | |
US9240562B2 (en) | OTFT array substrate, display device and method for manufacturing the same | |
TWI549195B (en) | Method of forming a top gate transistor | |
WO2012140084A1 (en) | Pixel capacitors | |
US7846838B2 (en) | Method for producing an electronic component | |
US8153512B2 (en) | Patterning techniques | |
US8673681B2 (en) | Electrical device fabrication | |
US8673403B2 (en) | Method for forming fine pattern of polymer thin film | |
US8685260B2 (en) | Conductive polymer electrodes | |
CN102646791B (en) | OTFT (organic thin film transistor) device and manufacturing method thereof | |
US9153783B2 (en) | Organic device and manufacturing method thereof | |
JP6127571B2 (en) | Letterpress printing apparatus and organic EL element manufacturing method | |
KR101503311B1 (en) | Method of fabricating organic thin film transistor | |
WO2009142704A1 (en) | Method of etching |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08806764 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2008806764 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 12738173 Country of ref document: US |