WO2009042784A1 - Methods of producing high uniformity in thin film transistor devices fabricated on laterally crystallized thin films - Google Patents
Methods of producing high uniformity in thin film transistor devices fabricated on laterally crystallized thin films Download PDFInfo
- Publication number
- WO2009042784A1 WO2009042784A1 PCT/US2008/077704 US2008077704W WO2009042784A1 WO 2009042784 A1 WO2009042784 A1 WO 2009042784A1 US 2008077704 W US2008077704 W US 2008077704W WO 2009042784 A1 WO2009042784 A1 WO 2009042784A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- grain boundaries
- tft
- film
- tfts
- polygon
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 48
- 239000010409 thin film Substances 0.000 title claims abstract description 31
- 239000000758 substrate Substances 0.000 claims abstract description 31
- 239000010408 film Substances 0.000 claims description 87
- 239000013078 crystal Substances 0.000 claims description 26
- 238000006073 displacement reaction Methods 0.000 claims description 17
- 238000004519 manufacturing process Methods 0.000 claims description 10
- 230000008018 melting Effects 0.000 claims description 10
- 238000002844 melting Methods 0.000 claims description 10
- 230000001678 irradiating effect Effects 0.000 claims description 6
- 238000013519 translation Methods 0.000 claims description 4
- 238000012545 processing Methods 0.000 claims description 3
- 230000000737 periodic effect Effects 0.000 description 16
- 238000002425 crystallisation Methods 0.000 description 13
- 230000008025 crystallization Effects 0.000 description 13
- 230000008569 process Effects 0.000 description 10
- 230000000694 effects Effects 0.000 description 7
- 239000000155 melt Substances 0.000 description 6
- 238000001878 scanning electron micrograph Methods 0.000 description 6
- 230000008859 change Effects 0.000 description 5
- 108010013702 late gestation lung 2 karyopherin Proteins 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 230000005855 radiation Effects 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 238000007711 solidification Methods 0.000 description 4
- 230000008023 solidification Effects 0.000 description 4
- 229920001621 AMOLED Polymers 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 238000012856 packing Methods 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 238000012935 Averaging Methods 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- -1 e.g. Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000001788 irregular Effects 0.000 description 2
- 238000005224 laser annealing Methods 0.000 description 2
- 238000005499 laser crystallization Methods 0.000 description 2
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 230000006911 nucleation Effects 0.000 description 2
- 238000010899 nucleation Methods 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000012407 engineering method Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000011090 industrial biotechnology method and process Methods 0.000 description 1
- 238000009776 industrial production Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
- H01L21/02675—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
- H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
- H01L27/1285—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor using control of the annealing or irradiation parameters, e.g. using different scanning direction or intensity for different transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1296—Multistep manufacturing methods adapted to increase the uniformity of device parameters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/02—Positioning or observing the workpiece, e.g. with respect to the point of impact; Aligning, aiming or focusing the laser beam
- B23K26/06—Shaping the laser beam, e.g. by masks or multi-focusing
Definitions
- the disclosed subject matter relates generally to laser crystallization of thin films and specifically to methods of increasing uniformity of performance among thin film transistors formed on crystallized thin films.
- crystallized thin films can be used in the manufacturing of a variety of devices, such as image sensors and active-matrix liquid-crystal display (“AMLCD”) devices.
- AMLCD active-matrix liquid-crystal display
- TFTs thin- film transistors
- Crystalline semiconductor films such as silicon films, have been processed to provide pixels for liquid crystal displays using various laser processes including excimer laser annealing (“ELA”) and sequential lateral solidification (“SLS”) processes.
- ELA excimer laser annealing
- SLS sequential lateral solidification
- AMLCD AMLCD devices
- OLED organic light emitting diode
- AMOLED active-matrix OLED
- ELA a region of the film is irradiated by an excimer laser to partially melt the film, which subsequently crystallizes.
- the process typically uses a long, narrow beam shape that is continuously advanced over the substrate surface, so that the beam can potentially irradiate the entire semiconductor thin film in a single scan across the surface.
- the Si film is irradiated multiple times to create the random polycrystalline film with a uniform grain size.
- ELA produces small- grained polycrystalline films; however, the method often suffers from microstructural non-uniformities, which can be caused by pulse to pulse energy density fluctuations and/or non-uniform beam intensity profiles.
- FIG. 1OA illustrates a random microstructure that can be obtained with ELA.
- FIG. 1OE is a top view SEM image of a film process via ELA and shows the random microstructure of the film, containing randomly located grain boundaries 1002.
- the application describes methods of and systems for producing high uniformity in thin film transistor devices fabricated on laterally crystallized thin films.
- a thin film transistor includes a channel area disposed in a crystalline substrate, said crystalline substrate comprising a plurality of grain boundaries that are approximately parallel with each other and are spaced apart with approximately equal spacings, ⁇ .
- the shape of the channel area comprises a non-equiangular polygon, the polygon having two opposing side edges that are oriented substantially perpendicular to the plurality of grain boundaries and an upper edge and a lower edge. At least a portion of each of the upper and lower edges is oriented at a tilt angle with respect to the plurality of grain boundaries that is greater than 0 and less than or equal to 90 degrees. The tilt angles for the portion of each edge of the upper and lower edges selected such that the number of grain boundaries covered by the polygon is independent of the location of the channel area within the crystalline substrate.
- the polygon comprises a concave polygon.
- the polygon comprises a convex polygon.
- the tilt angles for the portion of each edge of the upper and lower edges are the same.
- the tilt angles for the portion of each edge of the upper and lower edges are different.
- the polygon comprises a parallelogram.
- the upper and lower edges of the parallelogram are substantially parallel with each other, and wherein the tilt angles for the upper and lower edges of the parallelogram are selected such that the vertical span for each of the upper and lower edges is about an integer multiple of the spacing between the grain boundaries.
- m is about 1.
- m about an integer greater than 1.
- the polygon comprises a quadrilateral.
- the upper and lower edges of the quadrilateral are not parallel with each other, and the tilt angles for the upper and lower edges of the parallelogram are selected to be different, such that the vertical spans for the upper and lower edges are about different integer multiples of the spacing between the grain boundaries
- the TFT also includes a source area and a drain area each adjacent to one of the upper and lower edges.
- At least one of the upper and lower edges comprises a plurality of line segments, and one or more of the line segments has a tilt angle with respect to the plurality of grain boundaries that is greater than 0 and less than or equal to 90 degrees.
- the tilt angles for each of the one or more line segments is selected such that the number of grain boundaries covered by the polygon is independent of the location of the channel area within the crystalline substrate.
- the tilt angle for each of the one or more line segments is selected such that the vertical span for that line segment is about an integer multiple of the spacing between the grain boundaries.
- a system for processing a film includes a laser source providing a sequence of laser beam pulses, laser optics that shape each laser beam pulse into a set of shaped beamlets, each of the beamlets having a length defining the y-direction, a width defining the x- direction, and a fluence that is sufficient to substantially melt a film throughout its thickness in an irradiated region and further being spaced in the x-direction from adjacent beamlets by gaps; and a stage for supporting the film and capable of translation in at least the x-direction, wherein the ratio of the length and the width is approximately one.
- a method of preparing a polycrystalline film includes providing a substrate having a thin film disposed thereon, said film capable of laser-induced melting; generating a laser beam for irradiating the film, wherein the laser beam is a line beam which causes the irradiated portion of the film to melt throughout its thickness, and wherein the irradiated portion of the film has a long axis and a short axis, and further wherein the laser beam has an intensity profile that is asymmetric such that the intensity of the laser beam changes from a first end of the short axis to a second end of the short axis; melting a first portion of the film by irradiating the first portion with the laser beam; permitting the first portion to laterally solidify, wherein the solidified first portion includes a first column and a second column of laterally grown crystal grains, the first column formed parallel to the long axis on a first side of the first potion covering the first end of the short axis,
- the intensity profile of the laser beam is a linear profile which changes linearly from the first end of the short axis to the second end of the short axis, and remains almost constant along the long axis.
- a method of using a plurality of thin film transistors (TFTs) disposed in a crystalline substrate, said crystalline substrate including a plurality of grain boundaries that are approximately parallel with each other and are spaced apart with approximately equal spacings comprises causing a channel current to flow through each TFT of the plurality of TFTs, such that the number of grain boundaries intersected by the channel current of each TFT of the plurality of TFTs is approximately the same.
- TFTs thin film transistors
- a method of manufacturing a plurality of thin film transistors (TFTs) on a crystalline substrate, wherein the plurality of TFTs are disposed in a crystalline substrate, said crystalline substrate having a plurality of grain boundaries that are approximately parallel with each other and are spaced apart with approximately equal spacings, ⁇ , is provided.
- the method includes forming a channel region of each TFT of the plurality of TFTs in a shape which comprises a non-equiangular polygon, the polygon having two opposing side edges that are oriented substantially perpendicular to the plurality of grain boundaries and an upper edge and a lower edge, wherein at least a portion of each of the upper and lower edges is oriented at a tilt angle with respect to the plurality of grain boundaries that is greater than 0 and less than or equal to 90 degrees, the tilt angles for the portion of each edge of the upper and lower edges selected such that the number of grain boundaries covered by the polygon is independent of the location of the channel area within the crystalline substrate.
- FIGS. 1A-1C are schematic illustrations of TFTs formed at different tilt angles on a crystallized film with periodic grain boundaries;
- FIG. 2 is a schematic illustration of tilted small width TFTs on a crystallized film with periodic grain boundaries;
- FIG. 3 is a schematic illustration of shape engineered TFTs on a crystallized film with periodic grain boundaries, according to some embodiments.
- FIG. 4 is a schematic illustration of three shape engineered TFTs on a crystallized film with periodic grain boundaries, according to some embodiments;
- FIG. 5 is a schematic illustration of a shape engineered TFT with zigzag shaped edges on a crystallized film with periodic grain boundaries, according to some embodiments;
- FIG. 6 depicts the effect of different beam profiles on crystallization;
- FIGs. 7A-7C depict a schematic representation a 2 shot SLS technique;
- FIGs. 8A-8C depict a schematic representation of an embodiment using an asymmetric beam profile in a 2 shot SLS technique;
- FIG. 9 shows a schematic of a system for generating a 2D laser beam
- FIG. 1OA is a schematic illustration of a TFT formed within a film having a crystalline microstructure formed by excimer laser annealing
- FIGs. 1 OB-I OD illustrate TFTs formed within films having crystalline microstructures formed by sequential lateral solidification
- FIG. 1OE is a top view SEM image of a film process via ELA
- FIG. 1OF is a top view SEM image of a film with a uniform microstructure
- FIG. 1OG is a top view SEM image of a film with a directional microstructure
- FIGS. 11A-11D illustrate the generation of "uniform" crystals using sequential lateral solidification.
- SLS is a pulsed-laser crystallization process that can produce high- quality polycrystalline films having large and uniform grains.
- the film can be installed on a substrate, including a substrate made of a material, e.g., plastic or glass, which may be intolerant to heat.
- Exemplary SLS processes and systems are described in commonly-owned U.S. Patent Nos. 6,322,625, 6,368,945, 6,555,449, and 6,573,531, the entire contents of which are incorporated herein by reference.
- SLS uses controlled laser pulses to melt a region of an amorphous or polycrystalline thin film on a substrate.
- FIG. 1OB is a schematic drawing of a TFT fabricated within a film having a "uniform" microstructure created with SLS methods, e.g., the "2 Shot" SLS method.
- FIG. 1OF is a top view SEM image of a film with a uniform microstructure, showing the perpendicular grain boundaries 1004 and horizontal grain boundaries 1008.
- FIG. 1OC is a schematic drawing of a TFT fabricated within a film having a "directional" microstructure created with SLS.
- FIG. 1OG is a top view SEM image of a film with a directional microstructure, showing horizontal grain boundaries 1006.
- FIG. 1OD is a schematic drawing of a TFT fabricated within a film having a single crystal structure created with SLS.
- the total resistance to carrier transport within the TFT channel can be affected by the combination of high resistance barriers that a carrier has to cross as it travels under the influence of a given potential. Grain boundaries, i.e., the boundaries between crystallographic grains, can pose such high resistance barriers.
- the performance of TFT devices fabricated on SLS-processed polycrystalline films depends on the microstructure of the film in the channel, as well as the orientation of channel with respect to grain boundaries.
- a TFT formed on a crystallized film its performance can be affected by the number of intersecting grain boundaries, which are the crystalline grain boundaries that intersect the direction of the channel current in the TFT.
- a difference in performance among different TFTs can arise from a difference in the number and location of intersecting grain boundaries.
- the number and location of grain boundaries and the location of TFTs with respect to these grain boundaries is controlled to provide a statistically similar number of intersecting grain boundaries among different TFTs. While intersecting grain boundaries can reduce the performance of the TFT, they exist because typical manufacturing processes generate such boundaries. It can therefore be useful to crystallize a film such that different TFTs can experience approximately the same number of such intersecting grain boundaries.
- An irradiation protocol referred to herein as "uniform" SLS, can be used to prepare a uniform crystalline film characterized by periodic columns of laterally elongated crystals and a set of periodic grain boundaries as depicted in FIGs. 1OB, 1OF.
- Uniform SLS involves exposing a film to a pulsed laser irradiation, which melts the irradiated region of the film. Upon removal of the irradiation from the melted region, the melted region crystallizes starting from the boundaries of the melted region with the solid region around it. The crystal thus formed grows for a distance LGL (Lateral Growth Length) before crystallization stops and the melted region completely solidifies.
- LGL Local Growth Length
- Maximum value of LGL depends on the characteristics of the film, e.g., thickness, film composition, and melt temperature. A maximum LGL is achieved when crystallization conditions are optimal for crystal growth.
- the laser beam is selected as a line beam with a width such that the width of the melted region does not exceed twice the maximum value of LGL.
- the effective LGL is approximately half of the width of the melted region.
- the laser beam is shifted with respect to the film by an amount ⁇ . For uniform SLS, this shift is chosen to be between LGL and 2LGL (width of the melted region), i.e., LGL ⁇ ⁇ ⁇ 2 LGL. Uniform SLS method is described with reference to FIGS. 11A-11D.
- a first laser pulse irradiates and melts the region 400 of the film.
- the laser beam is a linear beam.
- the melted region 400 is in the shape of a rectangle.
- the width of the beam is selected such that the width of the melted region W is less than two times the maximum LGL.
- the length of the beam can be greater than 10 mm and up to or greater than 1000 mm.
- the energy density of the beam is sufficient to completely melt the irradiated region, 400. After the irradiation is removed from region 400, the melted region cools down and crystallizes. In this case, grains grow laterally from an interface 420 between the unirradiated solid region and the melted region.
- the region 400 is divided into two columns of crystalline grains, each with a with a width LGL, where the value of LGL is approximately half of W, the width of the originally melted region.
- the location of the laser beam shifts with respect to the film by a predetermined displacement distance ⁇ , which is selected greater than LGL and less than two LGL.
- a second region of the film, 400' is irradiated and melted by a second laser beam pulse.
- the displacement of the film, ⁇ is related to the desired width of overlap 430 of consecutive laser beam pulses.
- the overlap can be less than about 90% and more than about 10% of the LGL.
- the overlap melts part of the crystal grains of the left hand column in 400 and leaves unmelted part of those grains, shown in column 407.
- the region 400' similar to the region 400 in FIG HA, crystallizes into two columns of crystal grains, each with a width LGL.
- the unmelted crystal grains in column 407 constitute seeds for the crystal growth. These crystal grains grow further during this stage of crystallization to form region 440 in FIG. HC.
- FIG. HC illustrates the crystallized region 450 of the film after the irradiation from the second pulse is removed and the region 400' completes crystallization.
- Region 450 includes a region 440 that results from growth of the crystal grains in column 407 of FIG HB. These crystal grains all have a length equal to ⁇ which is larger than LGL. Thus, a column with width ⁇ , consisting of elongated crystals, is formed by two laser beam irradiations on average. Irradiation continues across the film to create multiple columns of laterally extended crystals of width ⁇ .
- FIG. HD illustrates the microstructure of the film after multiple irradiations and depicts several columns 440 of laterally extended crystals.
- the crystals that form within the melted regions preferably grow laterally and with a similar orientation, and meet each other at a boundary within the particular irradiated region of film.
- the grains are not significantly elongated; however, they are of uniform size and orientation.
- two types of grain boundaries called perpendicular and parallel grain boundaries, are observed in silicon films processed via uniform SLS, and are marked in FIG. HD.
- Three perpendicular grain boundaries HlO extend from points a to b, c to d, and e to f.
- Perpendicular grain boundaries are spaced almost regularly at a distances ⁇ apart, and at approximately right angles with respect to the direction of laser scan. Other shown grain boundaries, some of which are marked as grain boundaries 1120, are parallel grain boundaries which, when extended, intersect perpendicular grain boundaries. The direction and spacing between parallel grain boundaries varies in general. For further details, see U.S. Patent No. 6,573,531, the contents of which are incorporated herein in their entirety by reference.
- Crystals formed via "uniform" SLS methods exhibit substantial uniformity in their grain structure, with the number and location of perpendicular grain boundaries substantially controlled.
- TFTs have been oriented on these films such that the TFT channel direction (and thus the current flow) runs along the direction of the parallel grains 1120, and thus mostly the perpendicular grain boundaries 1110 and not the parallel grain boundaries 1120 intersect their channel currents.
- FIG. 9 depicts an exemplary system 900 for generating a 2D laser beam.
- the system 900 includes a laser source 220, an attenuator 910, a telescope 920, a homogenizer 930, a condenser lens 940 and a beam reflecting element 950.
- the laser beam pulses 240 generated by the laser source 220 are directed to the beam reflecting element 950 via the attenuator 910, telescope 920, homogenizer 930 and condenser lens 940.
- the incoming laser beam pulses 240 are directed along the out-going beam paths, leading to the substrate 260 that is mounted on the wafer-handling stage 270.
- the optical path includes a variable- focus field lens 970b, a mask 280b and a projection lens 295b.
- a line scan SLS method such as described in co-pending US patent publication 2006-0254500 Al, entitled “Line Scan Sequential Lateral Solidification of Thin Films", filed December 2, 2005, can be employed.
- a higher uniformity in performance of various TFTs can be achieved by appropriate selection of the shape or geometry of the TFT channel that is manufactured on the underlying crystallized film.
- Conventional TFTs are typically formed such that their channel region is shaped as a square or a rectangle.
- TFTs are typically positioned at zero angles with respect to perpendicular grain boundaries (See, e.g., FIG. IA). Such orientations cause maximum performance variations among TFTs, when they are placed randomly with respect to the film.
- TFTs channels are shape engineered, that is shaped as polygons having at least one set of parallel edges substantially perpendicular to the regularly located grain boundaries (e.g., perpendicular grain boundaries in a uniformly crystallized film) and substantially parallel to the direction of the current flow in the channel.
- the polygons further have a second set of edges that are tilted with respect to the intersecting grain boundaries.
- the shape and the tilt of the second set of edges is chosen such that the average number of intersecting grain boundaries remains approximately constant among different randomly placed TFTs.
- the TFTs are shaped as parallelograms, with the tilt angle of the edges selected based on the TFT width and the grain boundary periodicity.
- the tilt angle for any line segment on the edge of a shape is defined as the smaller angle between that line segment and the direction of the periodic grain boundaries.
- the tilted set of edges are shaped as a non straight lines, containing multiple angled straight sub-edges (e.g., a zigzag shape), or edges that are in some irregular forms in order to further reduce the variability of intersecting grain boundaries.
- FIG. 3 shows an example in which such shape engineering technique has been used according to some embodiments.
- FIG. 3 shows two shaped engineered TFTs, represented by their channel regions, 320 and 321, created over a crystallized film with periodic grain boundaries 319 that are spaced apart by distance ⁇ .
- the channel region of TFT 320 for example, is defined as the area between the source and drain areas 323 of that TFT.
- the channel regions 320 and 321 have been shaped as parallelograms, each with a length L and a width W.
- the channel current for each TFT flows in the direction 325 between source and drain 323.
- Vertical span 326 for each of the upper and lower edges of the parallelogram is defined as the projection of that edge along the direction perpendicular to the periodic grain boundaries 319.
- the tilt angle ⁇ 3 of lower and upper edges of the parallelogram is selected such that the vertical span 326 of the lower and upper edges of the parallelogram can be close to an integer multiple of the spacing ⁇ between the perpendicular grain boundaries.
- the angle ⁇ 3 thus satisfies the general equation (1) below
- FIG. 4 depicts the substantial uniformity of performance achieved by shape engineering according to some embodiments.
- FIG. 4 shows three identically shaped parallelogram TFTs 410-412, positioned at three different random locations with respect to a crystallized film 400.
- the shape and position of TFT 410 is defined by the shape and position of its source and drain areas 413.
- the channel currents for all three TFTs is in the direction 425.
- the angle ⁇ 4 of the parallelogram satisfies equation (1) with m close to one, that is the vertical span 406 is close to one ⁇ .
- the shaded areas depict those parts of the channel area where there are two intersecting grain boundaries, and the non-shaded areas depict those parts with three intersecting grain boundaries.
- TFTs 410-412 positioned randomly with respect to the grain boundaries 419, the relative location of the shaded, and non-shaded, parts change but the total area of each of these parts stays constant. Thus, the TFTs can maintain a uniform performance.
- TFTs are manufactured by depositing and forming the gate dielectric and metalline contact in the gate area, and then doping the TFT areas, for example as a p-doped region. The presence of the gate substantially masks the gate area from being doped and thus only the source and drain areas will be doped, while the gate area will remain substantially undoped or lightly doped. Finally, the source and drain contacts are formed on their corresponding areas.
- the source and drain areas are built with the shapes such that the channel area defined between them is in accordance with the shape used in the embodiment.
- the precise methodology for placing TFTs on the processed thin film is not important to the present invention, and hence any known technique may be employed.
- One exemplary technique is disclosed in U.S. Pat. No. 5,766,989 to Maegawa et al., the contents of which are incorporated by reference herein.
- Shape engineering unlike tilt engineering methods discussed below, does not require tilting the TFT manufacturing devices with respect to the crystallization devices.
- the direction of the channel current 325 stays perpendicular to the perpendicular grain boundaries 319 and effectively parallel to the parallel grain boundaries 327. This orientation of the current, minimizes the effect of parallel grain boundaries on the performance of the TFT and makes it possible to control the number of periodically spaced perpendicular grain boundaries intersecting the channel current and thus achieve uniform performance.
- FIG. IA shows a schematic of zero angle TFTs, that is, rectangularly shaped TFTs oriented such that the upper and lower TFT edges are at zero angle with respect to perpendicular grain boundaries represented by lines 110.
- Parallel grain boundaries 117 are also shown only for TFT 120, and understood to extend across the crystallized surface in all figures and intersect the perpendicular boundaries 110.
- the zero angle TFT setup increases the uniformity by orienting the direction of TFT channels to permit current flow perpendicular to perpendicular grain boundaries, it can not address variation in the number of intersecting grain boundaries due to the random location of the TFTs.
- the number of grain boundaries that intersect the channel current can differ based on the location of the TFT on the crystal. Specifically, for TFT 120, the channel current crosses two grain boundaries both located very close to the edges and the source and drain regions 123 and 125. On the other hand, for TFT 122, the channel current crosses one grain boundary which is located far from the source and drain regions. As a result, the TFT 120 can have a higher resistance and lower performance that the TFT 122.
- TFTs 120 contain two perpendicular grain boundaries compared to TFT 122 which contains one, amounting to a 100% increase.
- Shape engineering can also address problems of large tilt angles and small packing numbers encountered in some cases by tilt engineering techniques. In tilt engineering, TFTs channels are rectangular and are placed at an angle tilted with respect to grain boundaries, as is illustrated in FIGS. 1B-1C.
- the tilt angle is selected such that the TFTs typically contain substantially the same average number of intersecting grain boundaries irrespective of their location on the film.
- the appropriate tilt angle thus depends on the width of the TFT and the periodicity length of the grain boundaries. Further details regarding tilted TFTs can be found in U.S. Patent application number 10/487,170, the entire contents of which are incorporated herein by reference.
- the vertical span can be chosen to be approximately equal to an integer multiple of the grain spacing ⁇ , that is
- FIGs. IB and 1C depict systems in which the TFTs formed on a film are tilted in accordance with equation (2). Specifically, TFTs 150-152 are tilted by an angle ⁇ ib such that the vertical span 156 is close to the spacing ⁇ , that is m in equation (2) is close to 1. TFTs 190-192 are tilted further by an angle ⁇ i c such that the vertical span 196 is close to twice the spacing ⁇ , that is m in equation (2) is close to 2.
- FIG. 1C also shows that the source and drain areas 223 for TFT 190 are created at the same tilt angle ⁇ lc with respect to the film.
- the shaded areas indicate areas containing two grain boundaries, and the non-shaded areas indicate areas containing one grain boundary.
- the shaded area can move around inside the TFT, but the total shaded area and the total non-shaded area stay constant within each set 150- 152 and 190-192.
- Tilt engineering can be accomplished by tilting the placement of the channel region itself on the processed thin film, or alternatively, by fabricating a thin film during SLS processing which includes a tilted periodic grain structure. A combination of both alternatives can also be employed. Exemplary tilt engineering processes and systems are described in commonly-owned U.S. Patent No. 7,160,763, titled "Polycrystalline TFT uniformity through microstructure misalignment.”
- tilt engineering can be a useful technique in reaching performance uniformity, tilting is less practical for narrow TFTs, or randomly sized TFTs. Creating a tilt can require the TFT manufacturing instruments to be tilted with respect to the film and crystallization laser and other instruments. For some industrial techniques of crystallization and some laser setups, such tilting of the instruments can decrease efficiency. Moreover, if the device includes TFTs of different widths (W), then according to equation (2) different tilt angles are needed, and thus the TFT manufacturing instruments must change their tilt while creating different TFTs, a change that can be difficult to implement in industrial production. [0068] Tilt engineering can also become less practical for large tilt angles.
- FIG. 2 shows a schematic of a TFT 310, represented by its channel region, that has a small width W relative to the spacing ⁇ .
- TFT 310 requires a relatively large angle ⁇ 2 such that the vertical span 306 is close to one ⁇ .
- Large tilt angles for example, angles close to or larger than 45 degrees, pose a practical difficulty in installing the instruments at those angles.
- the TFT performance will be affected by the parallel grain boundaries.
- channel current 315 is no longer effectively parallel to the parallel grain boundaries 317. Instead a large number of the parallel grain boundaries intersect the channel current and thus increase the resistance in the TFT. The number of these intersections depend on the location of the TFT and the parallel grain boundaries and can vary from one TFT to another. These variations increases the variation in performance of TFTs and limits the effect of the tilt.
- shape engineered TFTs can introduce a large tilt in the edge of the TFTs to ensure device uniformity while maintaining a current direction that is parallel to the parallel grain boundaries, as seen in FIG. 3. Moreover, shape engineered TFTs, uses a more efficient crystallization process compared to the tilt engineered TFTs, since there is no need to tilt the crystallization instruments with respect to the TFT manufacturing instruments. [0070] Shape engineering also achieves a larger packing efficiency compared to tilt engineering. For example, parallelogram shaped TFT 320 has a smaller packing factor and uses the film more effectively compared to the tilted TFT 310.
- the effective horizontal span of the tilted TFT 310 is significantly larger than W, the horizontal span of the parallelogram shaped TFT 320.
- the effective areas of the film used by the shape engineered TFTs is smaller that that used by the tilted TFTs, and in any given area of a device, it is possible to pack many more parallelogram shaped TFTs compared to tilted TFTs.
- the shape engineered TFTs require less crystallized area compared to the tilted TFTs.
- the TFTs are shaped as quadrilaterals, for which the side edges are parallel to each other and perpendicular to the periodic grain boundaries.
- the based edges of the quadrilateral are positioned at two different tilt angles with respect to the grain boundaries, such that each tilt angle separately satisfies equation (1) with a value for m that is different from that of the other angle.
- the vertical span of the lower edge can be different from the vertical span of the upper edge.
- one such quadrilateral can be formed by modifying the parallelogram of FIG. 3 such that the upper and lower edges have different tilt angles and thus are not parallel with each other.
- the TFTs are shaped such that one or both of the edges include multiple intersecting angled sub-edges.
- the TFTs have edges with other irregular shapes.
- FIG. 5 depicts a shape engineered TFT 510 according to some embodiments.
- the upper and lower edges of the channel region, defined by the source and drain areas 513 are shaped in the form of two edges that include multiple sub-edges (the so-called zig-zag).
- the tilt angle ⁇ 5 for each of the sub-edges of is defined as the smaller angle between that sub-edge and the direction of the periodic grain boundaries.
- n is the number of sub-edges, and where m is selected to have a value close to an integer. Specifically for FIG. 5, the value of n is 6, and the value of m is close to one.
- the sub-edges might have different angles. Other geometries may also be contemplated, which provide an approximately constant number of intersecting grain boundaries among different randomly placed TFTs.
- one or both of the upper and the lower edges can include multiple sub-edges, for which the tilt angles are not the same.
- the edge has a "saw-tooth" shape, in which the tilt angle for the sub-edges alternates between a value below 90 degrees and a value equal to 90 degrees.
- the sub-edges could be inter-connected with line segments that are oriented at zero tilt angles, and thus with zero vertical span.
- the vertical span is an integer multiple of the spacing.
- a combination of tilt engineering and shape engineering can be employed to create shape engineered TFTs that are also tilted with respect to the film.
- the angle of the parallelogram can be selected to be large, such that the angle satisfies equation (1) or equation (3) with the value of m close to an integer greater than one, for example two. Larger values of m are especially recommended for films with non-uniform grain boundaries.
- One source of non-uniformity in crystallized films created by the 2D system can be non-uniformity in the radiation power of the rectangular shaped laser beam. In the 2D systems, the beam is elongated in order to extend the scanned region and reduce the stage scan velocity.
- TFTs in order to reduce the relative effect of the variation in the number of grain boundaries, larger TFTs, and more specifically TFTs with larger length L, are utilized. Larger TFTs typically contain a larger number of perpendicular grain boundaries. As a result, their properties can result from averaging the properties of a large number of individual grain boundaries. Moreover a variation of one in the number of grain boundaries causes a small relative change in the total number of grain boundaries and a small relative variation in the performance of the TFT.
- the device uniformity is increased by reducing crystalline grain size, with respect to device dimensions, so that more effective averaging takes place.
- Such setups can be useful in particular for future display products and AMOLED displays.
- shorter grains can be achieved by reducing the beam width, e.g., the "short axis" of the beam width, so that lateral growth fronts collide sooner.
- Reduced beam width can for example be achieved by reducing the width of the pattern to be projected, possibly in combination with reducing radiation intensity.
- this is not easy because of resolution limitations of the projection systems used. A higher resolution is achieved only at the expense of a reduced depth of focus.
- a laser beam with an intensity profile that is asymmetric along its short axis is utilized to create smaller grains.
- FIG. 6(c) shows an example of the intensity profile of such a beam.
- an asymmetric beam profile can be created by shifting the incident beam which is directed into the projection lens from the center of the lens. The shift causes the aberration and creates an asymmetric intensity beam.
- an asymmetric beam profile is created by directing an incident beam into the beam- width-defining slit.
- an asymmetric beam can be generated by modifying the position of optic elements, for example, projection lens, slit, homogenizer etc., to redistribute the intensity of laser energy within the width of the beam.
- FIG. 6 The effect of different short-axis beam profiles is shown in FIG. 6.
- a low intensity beam as in FIG. 6(a) results in a limited lateral growth.
- the region 6001 melts by the beam.
- region 6001 laterally crystallized into regions 6002 and 6003. Due to the low energy of the beam, the crystallized regions 6002 and 6003 complete their crystallization before meeting each other, and there forms a non-crystallized nucleated silicon region 6004 between them.
- the reduced beam energy therefore results in smaller lateral grain growth, but limits to beam resolution prevents practical application of such beam.
- the nucleated region can be avoided by reducing the beam width, but such reduction might be not feasible as explained before.
- a higher intensity beam as in FIG.
- the laterally crystallized regions 6005 and 6006 meet along a grain boundary 6008, and there is no nucleated silicon region.
- a low intensity can be around 1.3 times the complete melting intensity, while a high intensity can be around 1.9 time the complete melting intensity.
- the complete melting intensity depends on film thickness and pulse duration. In some embodiments, the typical value of the complete melting intensity is around 0.4 to 0.9 Joules/cm 2 .
- growth on the cool side i.e., left hand side in FIG. 6(c)
- the hot side i.e., the right hand side
- nucleation is still effectively suppressed in the hottest region.
- the lateral growth on the less intense side of the beam i.e., the left hand side in the example of FIG. 6(c) is longer than that on the more intense side of the beam, i.e., the right hand side.
- FIGs. 7A-7C depict the beam progress in a 2-Shot SLS method using a symmetric beam.
- the beam moves by a displacement D which is between LGL and 2LGL.
- the resulting periodic grain boundaries are distanced apart by the value of displacement D.
- FIGs. 8A-8C depict the beam progress in a 2-Shot SLS method using an asymmetric beam, according to some embodiments.
- the beam moves to the left, that is in a direction of the larger grains.
- the value of the displacement D has to be between LGL2, and LGLl +LGL2, which is the total width of the beam.
- the resulting periodic grain boundaries are still distanced apart by the value of displacement D.
- D' is selected to be equal to LGL2+ ⁇ where ⁇ is chosen to be small, but such that the overlap between consecutive irradiations reduces the effect of variations in the intensity of the beam along beam's edges.
- ⁇ is can typically be around 0.2 to 0.5 microns.
- Throughput in FIGs. 8A-8C would be lower than FIGs. 7A-7C, which uses the symmetric beam to create longer grains, because the displacement in FIGs. 8A-8C is chosen to be smaller than FIGs. 7A-7C.
- the displacement must be selected to be less than LGL, half of the beam width.
- a performance non-uniformity is caused by a variance in the power of a two dimensional (2D) laser beam.
- 2D two dimensional
- a smaller aspect ratio is used for the beam, reducing the ratio of the beam's length to its width, and creating a laser beam with a shape closer to a square.
- a smaller aspect ratio beam makes more use of the central parts of the lenses focusing the beam, as opposed to the outer, less perfect, parts of the lenses.
- Such technique can specifically be useful for laser setups such as the 2D-laser system sold by JSW.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/679,543 US8415670B2 (en) | 2007-09-25 | 2008-09-25 | Methods of producing high uniformity in thin film transistor devices fabricated on laterally crystallized thin films |
JP2010527146A JP5385289B2 (en) | 2007-09-25 | 2008-09-25 | Method for producing high uniformity in thin film transistor devices fabricated on laterally crystallized thin films |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US99519907P | 2007-09-25 | 2007-09-25 | |
US60/995,199 | 2007-09-25 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2009042784A1 true WO2009042784A1 (en) | 2009-04-02 |
Family
ID=40511857
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2008/077704 WO2009042784A1 (en) | 2007-09-25 | 2008-09-25 | Methods of producing high uniformity in thin film transistor devices fabricated on laterally crystallized thin films |
Country Status (5)
Country | Link |
---|---|
US (1) | US8415670B2 (en) |
JP (1) | JP5385289B2 (en) |
KR (1) | KR20100074179A (en) |
TW (1) | TWI418037B (en) |
WO (1) | WO2009042784A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120298031A1 (en) * | 2010-01-15 | 2012-11-29 | Crystal Systems Corporation | Device for single-crystal growth and method of single-crystal growth |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7985990B2 (en) * | 2008-08-12 | 2011-07-26 | Texas Instruments Incorporated | Transistor layout for manufacturing process control |
TWI459444B (en) * | 2009-11-30 | 2014-11-01 | Applied Materials Inc | Crystallization processing for semiconductor applications |
KR101107166B1 (en) * | 2010-03-12 | 2012-01-25 | 삼성모바일디스플레이주식회사 | Crystallization method of amorphous silicon layer |
KR101777289B1 (en) * | 2010-11-05 | 2017-09-12 | 삼성디스플레이 주식회사 | Crystallization apparatus using Sequential Lateral Solidification |
CN104465673B (en) * | 2014-12-30 | 2018-02-23 | 京东方科技集团股份有限公司 | Array base palte and its manufacture method and display device |
CN106684091A (en) * | 2015-11-09 | 2017-05-17 | 上海和辉光电有限公司 | Display panel, array substrate and manufacturing method of array substrate |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070007242A1 (en) * | 2003-09-16 | 2007-01-11 | The Trustees Of Columbia University In The City Of New York | Method and system for producing crystalline thin films with a uniform crystalline orientation |
US7187016B2 (en) * | 2001-01-26 | 2007-03-06 | Exploitation Of Next Generation Co., Ltd | Semiconductor device |
US20070215942A1 (en) * | 2006-03-17 | 2007-09-20 | Industrial Technology Research Institute | Thin film transistor device with high symmetry |
Family Cites Families (275)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2030468A5 (en) | 1969-01-29 | 1970-11-13 | Thomson Brandt Csf | |
US4234358A (en) | 1979-04-05 | 1980-11-18 | Western Electric Company, Inc. | Patterned epitaxial regrowth using overlapping pulsed irradiation |
US4309225A (en) | 1979-09-13 | 1982-01-05 | Massachusetts Institute Of Technology | Method of crystallizing amorphous material with a moving energy beam |
EP0193830A3 (en) | 1980-04-10 | 1986-10-01 | Massachusetts Institute Of Technology | Solar cell device incorporating plural constituent solar cells |
US4382658A (en) | 1980-11-24 | 1983-05-10 | Hughes Aircraft Company | Use of polysilicon for smoothing of liquid crystal MOS displays |
US4456371A (en) | 1982-06-30 | 1984-06-26 | International Business Machines Corporation | Optical projection printing threshold leveling arrangement |
US4691983A (en) | 1983-10-14 | 1987-09-08 | Hitachi, Ltd. | Optical waveguide and method for making the same |
US4653903A (en) | 1984-01-24 | 1987-03-31 | Canon Kabushiki Kaisha | Exposure apparatus |
US4639277A (en) | 1984-07-02 | 1987-01-27 | Eastman Kodak Company | Semiconductor material on a substrate, said substrate comprising, in order, a layer of organic polymer, a layer of metal or metal alloy and a layer of dielectric material |
JPH084067B2 (en) | 1985-10-07 | 1996-01-17 | 工業技術院長 | Method for manufacturing semiconductor device |
JPH0732124B2 (en) | 1986-01-24 | 1995-04-10 | シャープ株式会社 | Method for manufacturing semiconductor device |
JPS62181419A (en) | 1986-02-05 | 1987-08-08 | Nec Corp | Recrystallization method of polycrystalline silicon |
US4793694A (en) | 1986-04-23 | 1988-12-27 | Quantronix Corporation | Method and apparatus for laser beam homogenization |
JPS62293740A (en) | 1986-06-13 | 1987-12-21 | Fujitsu Ltd | Manufacture of semiconductor device |
US4758533A (en) | 1987-09-22 | 1988-07-19 | Xmr Inc. | Laser planarization of nonrefractory metal during integrated circuit fabrication |
USRE33836E (en) | 1987-10-22 | 1992-03-03 | Mrs Technology, Inc. | Apparatus and method for making large area electronic devices, such as flat panel displays and the like, using correlated, aligned dual optical systems |
US5204659A (en) | 1987-11-13 | 1993-04-20 | Honeywell Inc. | Apparatus and method for providing a gray scale in liquid crystal flat panel displays |
JPH01256114A (en) | 1988-04-06 | 1989-10-12 | Hitachi Ltd | Laser annealing method |
JP2569711B2 (en) | 1988-04-07 | 1997-01-08 | 株式会社ニコン | Exposure control device and exposure method using the same |
US5523193A (en) | 1988-05-31 | 1996-06-04 | Texas Instruments Incorporated | Method and apparatus for patterning and imaging member |
JP2706469B2 (en) | 1988-06-01 | 1998-01-28 | 松下電器産業株式会社 | Method for manufacturing semiconductor device |
US4940505A (en) | 1988-12-02 | 1990-07-10 | Eaton Corporation | Method for growing single crystalline silicon with intermediate bonding agent and combined thermal and photolytic activation |
JPH02283036A (en) | 1989-04-25 | 1990-11-20 | Seiko Epson Corp | Manufacture of semiconductor device |
US5076667A (en) | 1990-01-29 | 1991-12-31 | David Sarnoff Research Center, Inc. | High speed signal and power supply bussing for liquid crystal displays |
JP2802449B2 (en) | 1990-02-16 | 1998-09-24 | 三菱電機株式会社 | Method for manufacturing semiconductor device |
US5247375A (en) | 1990-03-09 | 1993-09-21 | Hitachi, Ltd. | Display device, manufacturing method thereof and display panel |
US5233207A (en) | 1990-06-25 | 1993-08-03 | Nippon Steel Corporation | MOS semiconductor device formed on insulator |
JP2973492B2 (en) | 1990-08-22 | 1999-11-08 | ソニー株式会社 | Crystallization method of semiconductor thin film |
US5032233A (en) | 1990-09-05 | 1991-07-16 | Micron Technology, Inc. | Method for improving step coverage of a metallization layer on an integrated circuit by use of a high melting point metal as an anti-reflective coating during laser planarization |
KR920010885A (en) | 1990-11-30 | 1992-06-27 | 카나이 쯔또무 | Thin film semiconductor, manufacturing method and manufacturing apparatus and image processing apparatus |
US5173441A (en) | 1991-02-08 | 1992-12-22 | Micron Technology, Inc. | Laser ablation deposition process for semiconductor manufacture |
CA2061796C (en) | 1991-03-28 | 2002-12-24 | Kalluri R. Sarma | High mobility integrated drivers for active matrix displays |
JP3213338B2 (en) | 1991-05-15 | 2001-10-02 | 株式会社リコー | Manufacturing method of thin film semiconductor device |
US5373803A (en) | 1991-10-04 | 1994-12-20 | Sony Corporation | Method of epitaxial growth of semiconductor |
US5485019A (en) | 1992-02-05 | 1996-01-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for forming the same |
US5424244A (en) | 1992-03-26 | 1995-06-13 | Semiconductor Energy Laboratory Co., Ltd. | Process for laser processing and apparatus for use in the same |
JP2572003B2 (en) | 1992-03-30 | 1997-01-16 | 三星電子株式会社 | Method of manufacturing thin film transistor having three-dimensional multi-channel structure |
US5285236A (en) | 1992-09-30 | 1994-02-08 | Kanti Jain | Large-area, high-throughput, high-resolution projection imaging system |
US5291240A (en) | 1992-10-27 | 1994-03-01 | Anvik Corporation | Nonlinearity-compensated large-area patterning system |
JPH06177034A (en) | 1992-12-03 | 1994-06-24 | Sony Corp | Semiconductor single crystal growth method |
JP3587537B2 (en) | 1992-12-09 | 2004-11-10 | 株式会社半導体エネルギー研究所 | Semiconductor device |
US5444302A (en) | 1992-12-25 | 1995-08-22 | Hitachi, Ltd. | Semiconductor device including multi-layer conductive thin film of polycrystalline material |
JP2603418B2 (en) | 1993-02-23 | 1997-04-23 | 株式会社ジーティシー | Method for manufacturing polycrystalline semiconductor thin film |
JP3599355B2 (en) | 1993-03-04 | 2004-12-08 | セイコーエプソン株式会社 | Method for manufacturing active matrix substrate and method for manufacturing liquid crystal display |
JP3357707B2 (en) | 1993-03-25 | 2002-12-16 | 三洋電機株式会社 | Method for manufacturing polycrystalline semiconductor film and method for manufacturing thin film transistor |
JPH076960A (en) | 1993-06-16 | 1995-01-10 | Fuji Electric Co Ltd | Forming method of polycrystalline semiconductor thin film |
US5453594A (en) | 1993-10-06 | 1995-09-26 | Electro Scientific Industries, Inc. | Radiation beam position and emission coordination system |
US5395481A (en) | 1993-10-18 | 1995-03-07 | Regents Of The University Of California | Method for forming silicon on a glass substrate |
KR100299292B1 (en) | 1993-11-02 | 2001-12-01 | 이데이 노부유끼 | Polysilicon Thin Film Forming Method and Surface Treatment Apparatus |
JP2646977B2 (en) | 1993-11-29 | 1997-08-27 | 日本電気株式会社 | Method for manufacturing forward staggered thin film transistor |
US5496768A (en) | 1993-12-03 | 1996-03-05 | Casio Computer Co., Ltd. | Method of manufacturing polycrystalline silicon thin film |
JP2630244B2 (en) | 1993-12-20 | 1997-07-16 | 日本電気株式会社 | Method for manufacturing thin film transistor |
JP3060813B2 (en) | 1993-12-28 | 2000-07-10 | トヨタ自動車株式会社 | Laser processing equipment |
US6130009A (en) | 1994-01-03 | 2000-10-10 | Litel Instruments | Apparatus and process for nozzle production utilizing computer generated holograms |
JPH07249591A (en) | 1994-03-14 | 1995-09-26 | Matsushita Electric Ind Co Ltd | Laser annealing method for semiconductor thin film and thin-film semiconductor element |
US5456763A (en) | 1994-03-29 | 1995-10-10 | The Regents Of The University Of California | Solar cells utilizing pulsed-energy crystallized microcrystalline/polycrystalline silicon |
JP3072005B2 (en) | 1994-08-25 | 2000-07-31 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
US5756364A (en) | 1994-11-29 | 1998-05-26 | Semiconductor Energy Laboratory Co., Ltd. | Laser processing method of semiconductor device using a catalyst |
TW303526B (en) | 1994-12-27 | 1997-04-21 | Matsushita Electric Ind Co Ltd | |
US5844588A (en) | 1995-01-11 | 1998-12-01 | Texas Instruments Incorporated | DMD modulated continuous wave light source for xerographic printer |
JPH08236443A (en) | 1995-02-28 | 1996-09-13 | Fuji Xerox Co Ltd | Semiconductor crystal growing method and semiconductor manufacturing device |
KR19990007929A (en) | 1995-04-26 | 1999-01-25 | 데이빗로스클리블랜드 | Multi-faced repeated exposure method and apparatus |
US5742426A (en) | 1995-05-25 | 1998-04-21 | York; Kenneth K. | Laser beam treatment pattern smoothing device and laser beam treatment pattern modulator |
TW297138B (en) | 1995-05-31 | 1997-02-01 | Handotai Energy Kenkyusho Kk | |
US6524977B1 (en) | 1995-07-25 | 2003-02-25 | Semiconductor Energy Laboratory Co., Ltd. | Method of laser annealing using linear beam having quasi-trapezoidal energy profile for increased depth of focus |
US5721606A (en) | 1995-09-07 | 1998-02-24 | Jain; Kanti | Large-area, high-throughput, high-resolution, scan-and-repeat, projection patterning system employing sub-full mask |
JP3348334B2 (en) | 1995-09-19 | 2002-11-20 | ソニー株式会社 | Method for manufacturing thin film semiconductor device |
US6045980A (en) | 1995-09-29 | 2000-04-04 | Leybold Systems Gmbh | Optical digital media recording and reproduction system |
US6444506B1 (en) | 1995-10-25 | 2002-09-03 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing silicon thin film devices using laser annealing in a hydrogen mixture gas followed by nitride formation |
US5817548A (en) | 1995-11-10 | 1998-10-06 | Sony Corporation | Method for fabricating thin film transistor device |
JPH09171971A (en) | 1995-12-21 | 1997-06-30 | Japan Steel Works Ltd:The | Laser annealer |
KR100514417B1 (en) | 1995-12-26 | 2005-12-20 | 세이코 엡슨 가부시키가이샤 | Active Matrix Substrate, Active Matrix Substrate Manufacturing Method, Liquid Crystal Display and Electronic Devices |
US5858807A (en) | 1996-01-17 | 1999-01-12 | Kabushiki Kaisha Toshiba | Method of manufacturing liquid crystal display device |
JP3240258B2 (en) | 1996-03-21 | 2001-12-17 | シャープ株式会社 | Semiconductor device, thin film transistor and method for manufacturing the same, and liquid crystal display device and method for manufacturing the same |
JPH09260681A (en) | 1996-03-23 | 1997-10-03 | Semiconductor Energy Lab Co Ltd | Manufacture of semiconductor device |
JPH09270393A (en) | 1996-03-29 | 1997-10-14 | Sanyo Electric Co Ltd | Laser light irradiation device |
DE19707834A1 (en) | 1996-04-09 | 1997-10-16 | Zeiss Carl Fa | Material irradiation unit used e.g. in production of circuit boards |
US5997642A (en) | 1996-05-21 | 1999-12-07 | Symetrix Corporation | Method and apparatus for misted deposition of integrated circuit quality thin films |
US6555449B1 (en) | 1996-05-28 | 2003-04-29 | Trustees Of Columbia University In The City Of New York | Methods for producing uniform large-grained and grain boundary location manipulated polycrystalline thin film semiconductors using sequential lateral solidfication |
WO1997045827A1 (en) | 1996-05-28 | 1997-12-04 | The Trustees Of Columbia University In The City Of New York | Crystallization processing of semiconductor film regions on a substrate, and devices made therewith |
JPH09321210A (en) | 1996-05-30 | 1997-12-12 | Nec Kyushu Ltd | Lead frame for semiconductor device |
JPH09321310A (en) | 1996-05-31 | 1997-12-12 | Sanyo Electric Co Ltd | Manufacture of semiconductor device |
JP3306300B2 (en) | 1996-06-20 | 2002-07-24 | 三洋電機株式会社 | Laser annealing method for semiconductor film |
US5736709A (en) | 1996-08-12 | 1998-04-07 | Armco Inc. | Descaling metal with a laser having a very short pulse width and high average power |
JP3349355B2 (en) * | 1996-08-19 | 2002-11-25 | 三洋電機株式会社 | Laser annealing method for semiconductor film |
JP3917698B2 (en) | 1996-12-12 | 2007-05-23 | 株式会社半導体エネルギー研究所 | Laser annealing method and laser annealing apparatus |
US5861991A (en) | 1996-12-19 | 1999-01-19 | Xerox Corporation | Laser beam conditioner using partially reflective mirrors |
US6020244A (en) | 1996-12-30 | 2000-02-01 | Intel Corporation | Channel dopant implantation with automatic compensation for variations in critical dimension |
US5986807A (en) | 1997-01-13 | 1999-11-16 | Xerox Corporation | Single binary optical element beam homogenizer |
US6455359B1 (en) | 1997-02-13 | 2002-09-24 | Semiconductor Energy Laboratory Co., Ltd. | Laser-irradiation method and laser-irradiation device |
JP4056577B2 (en) | 1997-02-28 | 2008-03-05 | 株式会社半導体エネルギー研究所 | Laser irradiation method |
JPH10244390A (en) | 1997-03-04 | 1998-09-14 | Toshiba Corp | Laser machining method and its device |
JP4086932B2 (en) | 1997-04-17 | 2008-05-14 | 株式会社半導体エネルギー研究所 | Laser irradiation apparatus and laser processing method |
US5948291A (en) | 1997-04-29 | 1999-09-07 | General Scanning, Inc. | Laser beam distributor and computer program for controlling the same |
US6060327A (en) | 1997-05-14 | 2000-05-09 | Keensense, Inc. | Molecular wire injection sensors |
JP3503427B2 (en) | 1997-06-19 | 2004-03-08 | ソニー株式会社 | Method for manufacturing thin film transistor |
JPH1125064A (en) | 1997-06-27 | 1999-01-29 | Sony Corp | Method for deriving evaluation of environmental influence |
JP3642546B2 (en) | 1997-08-12 | 2005-04-27 | 株式会社東芝 | Method for producing polycrystalline semiconductor thin film |
US6014944A (en) | 1997-09-19 | 2000-01-18 | The United States Of America As Represented By The Secretary Of The Navy | Apparatus for improving crystalline thin films with a contoured beam pulsed laser |
JP3943245B2 (en) | 1997-09-20 | 2007-07-11 | 株式会社半導体エネルギー研究所 | Semiconductor device |
JP3462053B2 (en) | 1997-09-30 | 2003-11-05 | 株式会社半導体エネルギー研究所 | Beam homogenizer, laser irradiation apparatus, laser irradiation method, and semiconductor device |
JPH11186189A (en) | 1997-12-17 | 1999-07-09 | Semiconductor Energy Lab Co Ltd | Laser irradiation equipment |
US6528397B1 (en) | 1997-12-17 | 2003-03-04 | Matsushita Electric Industrial Co., Ltd. | Semiconductor thin film, method of producing the same, apparatus for producing the same, semiconductor device and method of producing the same |
TW466772B (en) | 1997-12-26 | 2001-12-01 | Seiko Epson Corp | Method for producing silicon oxide film, method for making semiconductor device, semiconductor device, display, and infrared irradiating device |
KR100284708B1 (en) | 1998-01-24 | 2001-04-02 | 구본준, 론 위라하디락사 | How to crystallize silicon thin film |
JP3807576B2 (en) | 1998-01-28 | 2006-08-09 | シャープ株式会社 | Polymerizable compound, polymerizable resin material composition, polymerized cured product, and liquid crystal display device |
JPH11297852A (en) | 1998-04-14 | 1999-10-29 | Sony Corp | Semiconductor device and manufacture thereof |
US6504175B1 (en) | 1998-04-28 | 2003-01-07 | Xerox Corporation | Hybrid polycrystalline and amorphous silicon structures on a shared substrate |
JPH11330000A (en) | 1998-05-13 | 1999-11-30 | Matsushita Electric Ind Co Ltd | Laser annealing method for non-single crystal thin film |
JP2000066133A (en) | 1998-06-08 | 2000-03-03 | Sanyo Electric Co Ltd | Laser light irradiation device |
KR100296109B1 (en) | 1998-06-09 | 2001-10-26 | 구본준, 론 위라하디락사 | Thin Film Transistor Manufacturing Method |
KR100296110B1 (en) | 1998-06-09 | 2001-08-07 | 구본준, 론 위라하디락사 | Method of manufacturing thin film transistor |
KR100292048B1 (en) | 1998-06-09 | 2001-07-12 | 구본준, 론 위라하디락사 | Manufacturing Method of Thin Film Transistor Liquid Crystal Display |
US6326286B1 (en) | 1998-06-09 | 2001-12-04 | Lg. Philips Lcd Co., Ltd. | Method for crystallizing amorphous silicon layer |
JP2000010058A (en) | 1998-06-18 | 2000-01-14 | Hamamatsu Photonics Kk | Spatial light modulating device |
WO2000002251A1 (en) | 1998-07-06 | 2000-01-13 | Matsushita Electric Industrial Co., Ltd. | Thin film transistor and liquid crystal display |
US6555422B1 (en) | 1998-07-07 | 2003-04-29 | Semiconductor Energy Laboratory Co., Ltd. | Thin film transistor and method of manufacturing the same |
US6072631A (en) | 1998-07-09 | 2000-06-06 | 3M Innovative Properties Company | Diffractive homogenizer with compensation for spatial coherence |
US6246524B1 (en) | 1998-07-13 | 2001-06-12 | Semiconductor Energy Laboratory Co., Ltd. | Beam homogenizer, laser irradiation apparatus, laser irradiation method, and method of manufacturing semiconductor device |
US6346437B1 (en) | 1998-07-16 | 2002-02-12 | Sharp Laboratories Of America, Inc. | Single crystal TFT from continuous transition metal delivery method |
JP3156776B2 (en) | 1998-08-03 | 2001-04-16 | 日本電気株式会社 | Laser irradiation method |
DE19839718A1 (en) | 1998-09-01 | 2000-03-02 | Strunk Horst P | Laser crystallization or crystal structure alteration of amorphous or polycrystalline semiconductor layers comprises paired laser pulse irradiation for extended melt time while maintaining a low substrate temperature |
GB9819338D0 (en) | 1998-09-04 | 1998-10-28 | Philips Electronics Nv | Laser crystallisation of thin films |
EP1744349A3 (en) | 1998-10-05 | 2007-04-04 | Semiconductor Energy Laboratory Co., Ltd. | Laser irradiation apparatus, laser irradiation method, beam homogenizer, semiconductor device, and method of manufacturing the semiconductor device |
JP4439630B2 (en) * | 1998-10-05 | 2010-03-24 | 株式会社半導体エネルギー研究所 | Cylindrical lens array and beam homogenizer |
US6326186B1 (en) | 1998-10-15 | 2001-12-04 | Novozymes A/S | Method for reducing amino acid biosynthesis inhibiting effects of a sulfonyl-urea based compound |
US6081381A (en) | 1998-10-26 | 2000-06-27 | Polametrics, Inc. | Apparatus and method for reducing spatial coherence and for improving uniformity of a light beam emitted from a coherent light source |
US6120976A (en) | 1998-11-20 | 2000-09-19 | 3M Innovative Properties Company | Laser ablated feature formation method |
US6313435B1 (en) | 1998-11-20 | 2001-11-06 | 3M Innovative Properties Company | Mask orbiting for laser ablated feature formation |
KR100290787B1 (en) | 1998-12-26 | 2001-07-12 | 박종섭 | Manufacturing Method of Semiconductor Memory Device |
TW457553B (en) | 1999-01-08 | 2001-10-01 | Sony Corp | Process for producing thin film semiconductor device and laser irradiation apparatus |
JP2000208771A (en) | 1999-01-11 | 2000-07-28 | Hitachi Ltd | Semiconductor device, liquid cystal display device, and their manufacturing |
US6203952B1 (en) | 1999-01-14 | 2001-03-20 | 3M Innovative Properties Company | Imaged article on polymeric substrate |
US6162711A (en) | 1999-01-15 | 2000-12-19 | Lucent Technologies, Inc. | In-situ boron doped polysilicon with dual layer and dual grain structure for use in integrated circuits manufacturing |
TW444247B (en) | 1999-01-29 | 2001-07-01 | Toshiba Corp | Laser beam irradiating device, manufacture of non-single crystal semiconductor film, and manufacture of liquid crystal display device |
JP3161450B2 (en) | 1999-02-02 | 2001-04-25 | 日本電気株式会社 | Substrate processing apparatus, gas supply method, and laser light supply method |
US6535535B1 (en) | 1999-02-12 | 2003-03-18 | Semiconductor Energy Laboratory Co., Ltd. | Laser irradiation method, laser irradiation apparatus, and semiconductor device |
DE60029151T2 (en) | 1999-03-01 | 2007-05-31 | Fuji Photo Film Co., Ltd., Minami-Ashigara | Photoelectrochemical cell with an electrolyte of liquid crystal compounds |
US6393042B1 (en) | 1999-03-08 | 2002-05-21 | Semiconductor Energy Laboratory Co., Ltd. | Beam homogenizer and laser irradiation apparatus |
US6493042B1 (en) | 1999-03-18 | 2002-12-10 | Xerox Corporation | Feature based hierarchical video segmentation |
JP4403599B2 (en) | 1999-04-19 | 2010-01-27 | ソニー株式会社 | Semiconductor thin film crystallization method, laser irradiation apparatus, thin film transistor manufacturing method, and display apparatus manufacturing method |
JP2000315652A (en) | 1999-04-30 | 2000-11-14 | Sony Corp | Method for crystalizing semiconductor thin film and laser irradiation device |
JP2000346618A (en) | 1999-06-08 | 2000-12-15 | Sumitomo Heavy Ind Ltd | Method and apparatus for precise alignment for rectangular beam |
US6135632A (en) | 1999-06-16 | 2000-10-24 | Flint; Theodore R. | Disposable static mixing device having check valve flaps |
JP3562389B2 (en) | 1999-06-25 | 2004-09-08 | 三菱電機株式会社 | Laser heat treatment equipment |
KR100327087B1 (en) | 1999-06-28 | 2002-03-13 | 구본준, 론 위라하디락사 | Laser annealing method |
JP4322359B2 (en) | 1999-07-08 | 2009-08-26 | 住友重機械工業株式会社 | Laser processing equipment |
JP2001023918A (en) | 1999-07-08 | 2001-01-26 | Nec Corp | Semiconductor thin-film forming apparatus |
JP2001023899A (en) | 1999-07-13 | 2001-01-26 | Hitachi Ltd | Semiconductor thin film, liquid crystal display device provided with the same, and manufacture of the film |
JP3422290B2 (en) | 1999-07-22 | 2003-06-30 | 日本電気株式会社 | Manufacturing method of semiconductor thin film |
US6190985B1 (en) | 1999-08-17 | 2001-02-20 | Advanced Micro Devices, Inc. | Practical way to remove heat from SOI devices |
US6599788B1 (en) | 1999-08-18 | 2003-07-29 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of fabricating the same |
TW457732B (en) | 1999-08-27 | 2001-10-01 | Lumileds Lighting Bv | Luminaire, optical element and method of illuminating an object |
US6573531B1 (en) | 1999-09-03 | 2003-06-03 | The Trustees Of Columbia University In The City Of New York | Systems and methods using sequential lateral solidification for producing single or polycrystalline silicon thin films at low temperatures |
JP2001144170A (en) | 1999-11-11 | 2001-05-25 | Mitsubishi Electric Corp | Semiconductor device and manufacturing method therefor |
JP2001151595A (en) | 1999-11-19 | 2001-06-05 | Murata Mfg Co Ltd | Method and apparatus for producing single crystal |
US6368945B1 (en) | 2000-03-16 | 2002-04-09 | The Trustees Of Columbia University In The City Of New York | Method and system for providing a continuous motion sequential lateral solidification |
US6830993B1 (en) | 2000-03-21 | 2004-12-14 | The Trustees Of Columbia University In The City Of New York | Surface planarization of thin silicon films during and after processing by the sequential lateral solidification method |
US6531681B1 (en) | 2000-03-27 | 2003-03-11 | Ultratech Stepper, Inc. | Apparatus having line source of radiant energy for exposing a substrate |
US6274488B1 (en) | 2000-04-12 | 2001-08-14 | Ultratech Stepper, Inc. | Method of forming a silicide region in a Si substrate and a device having same |
GB0009280D0 (en) | 2000-04-15 | 2000-05-31 | Koninkl Philips Electronics Nv | Method of cystallising a semiconductor film |
JP4588167B2 (en) | 2000-05-12 | 2010-11-24 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
US6521492B2 (en) | 2000-06-12 | 2003-02-18 | Seiko Epson Corporation | Thin-film semiconductor device fabrication method |
US6577380B1 (en) | 2000-07-21 | 2003-06-10 | Anvik Corporation | High-throughput materials processing system |
TW452892B (en) | 2000-08-09 | 2001-09-01 | Lin Jing Wei | Re-crystallization method of polysilicon thin film of thin film transistor |
US6451631B1 (en) | 2000-08-10 | 2002-09-17 | Hitachi America, Ltd. | Thin film crystal growth by laser annealing |
US6737672B2 (en) | 2000-08-25 | 2004-05-18 | Fujitsu Limited | Semiconductor device, manufacturing method thereof, and semiconductor manufacturing apparatus |
DE10042733A1 (en) | 2000-08-31 | 2002-03-28 | Inst Physikalische Hochtech Ev | Multicrystalline laser-crystallized silicon thin-film solar cell on a transparent substrate |
US20020151115A1 (en) | 2000-09-05 | 2002-10-17 | Sony Corporation | Process for production of thin film, semiconductor thin film, semiconductor device, process for production of semiconductor thin film, and apparatus for production of semiconductor thin film |
US6445359B1 (en) | 2000-09-29 | 2002-09-03 | Hughes Electronics Corporation | Low noise block down converter adapter with built-in multi-switch for a satellite dish antenna |
WO2002031871A1 (en) | 2000-10-06 | 2002-04-18 | Mitsubishi Denki Kabushiki Kaisha | Method and apparatus for producing polysilicon film, semiconductor device, and method of manufacture thereof |
MXPA02005590A (en) | 2000-10-10 | 2002-09-30 | Univ Columbia | Method and apparatus for processing thin metal layers. |
JP4583709B2 (en) | 2000-11-27 | 2010-11-17 | ザ・トラスティーズ・オブ・コロンビア・ユニバーシティ・イン・ザ・シティ・オブ・ニューヨーク | Method and mask projection apparatus for laser crystallization treatment of semiconductor film region on substrate |
US6582827B1 (en) | 2000-11-27 | 2003-06-24 | The Trustees Of Columbia University In The City Of New York | Specialized substrates for use in sequential lateral solidification processing |
US7217605B2 (en) | 2000-11-29 | 2007-05-15 | Semiconductor Energy Laboratory Co., Ltd. | Laser irradiation method and method of manufacturing a semiconductor device |
TWI313059B (en) | 2000-12-08 | 2009-08-01 | Sony Corporatio | |
WO2002050917A1 (en) | 2000-12-21 | 2002-06-27 | Koninklijke Philips Electronics N.V. | Thin film transistors |
KR100400510B1 (en) | 2000-12-28 | 2003-10-08 | 엘지.필립스 엘시디 주식회사 | A machine for Si crystallization and method of crystallizing Si |
US6621044B2 (en) | 2001-01-18 | 2003-09-16 | Anvik Corporation | Dual-beam materials-processing system |
JP4732599B2 (en) | 2001-01-26 | 2011-07-27 | 株式会社日立製作所 | Thin film transistor device |
DE10103670A1 (en) | 2001-01-27 | 2002-08-01 | Christiansen Jens I | Textured crystalline silicon layer production using laser, includes control of energy intensity to achieve textured crystallites of specific diameter |
JP4744700B2 (en) | 2001-01-29 | 2011-08-10 | 株式会社日立製作所 | Thin film semiconductor device and image display device including thin film semiconductor device |
US6495405B2 (en) | 2001-01-29 | 2002-12-17 | Sharp Laboratories Of America, Inc. | Method of optimizing channel characteristics using laterally-crystallized ELA poly-Si films |
US6573163B2 (en) | 2001-01-29 | 2003-06-03 | Sharp Laboratories Of America, Inc. | Method of optimizing channel characteristics using multiple masks to form laterally crystallized ELA poly-Si films |
JP2002231628A (en) | 2001-02-01 | 2002-08-16 | Sony Corp | Method of forming semiconductor thin film, method of manufacturing semiconductor device, device used for carrying out the same, and electro-optical device |
TW521310B (en) | 2001-02-08 | 2003-02-21 | Toshiba Corp | Laser processing method and apparatus |
JP4291539B2 (en) | 2001-03-21 | 2009-07-08 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
JP2002353159A (en) | 2001-03-23 | 2002-12-06 | Sumitomo Heavy Ind Ltd | Processing apparatus and method |
US7167499B2 (en) | 2001-04-18 | 2007-01-23 | Tcz Pte. Ltd. | Very high energy, high stability gas discharge laser surface treatment system |
US7061959B2 (en) | 2001-04-18 | 2006-06-13 | Tcz Gmbh | Laser thin film poly-silicon annealing system |
WO2002086954A1 (en) | 2001-04-19 | 2002-10-31 | The Trustee Of Columbia University In The City Of New York | Method and system for providing a single-scan, continuous motion sequential lateral solidification |
TW480735B (en) | 2001-04-24 | 2002-03-21 | United Microelectronics Corp | Structure and manufacturing method of polysilicon thin film transistor |
JP5025057B2 (en) | 2001-05-10 | 2012-09-12 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
KR100379361B1 (en) | 2001-05-30 | 2003-04-07 | 엘지.필립스 엘시디 주식회사 | crystallization method of a silicon film |
KR100558678B1 (en) | 2001-06-01 | 2006-03-10 | 엘지.필립스 엘시디 주식회사 | A method of crystallizing for poly-Si |
KR100424593B1 (en) | 2001-06-07 | 2004-03-27 | 엘지.필립스 엘시디 주식회사 | A method of crystallizing Si |
SG108262A1 (en) | 2001-07-06 | 2005-01-28 | Inst Data Storage | Method and apparatus for cutting a multi-layer substrate by dual laser irradiation |
KR100662494B1 (en) | 2001-07-10 | 2007-01-02 | 엘지.필립스 엘시디 주식회사 | Method For Crystallizing Amorphous Layer And Method For Fabricating Liquid Crystal Display Device By Using Said Method |
KR100487426B1 (en) | 2001-07-11 | 2005-05-04 | 엘지.필립스 엘시디 주식회사 | Method For crystallizing Polysilicon, Method For Fabricating Polysilicon Thin Film Transistor And Liquid Crystal Display Device By Said Method |
JP4637410B2 (en) | 2001-07-17 | 2011-02-23 | シャープ株式会社 | Semiconductor substrate manufacturing method and semiconductor device |
JP4109026B2 (en) | 2001-07-27 | 2008-06-25 | 東芝松下ディスプレイテクノロジー株式会社 | Method for manufacturing array substrate and photomask |
WO2003018882A1 (en) | 2001-08-27 | 2003-03-06 | The Trustees Of Columbia University In The City Of New York | Improved polycrystalline tft uniformity through microstructure mis-alignment |
SG120880A1 (en) | 2001-08-31 | 2006-04-26 | Semiconductor Energy Lab | Laser irradiation method, laser irradiation apparatus, and method of manufacturing a semiconductor device |
TW582062B (en) | 2001-09-14 | 2004-04-01 | Sony Corp | Laser irradiation apparatus and method of treating semiconductor thin film |
JP3903761B2 (en) | 2001-10-10 | 2007-04-11 | 株式会社日立製作所 | Laser annealing method and laser annealing apparatus |
JP2002203809A (en) | 2001-10-25 | 2002-07-19 | Hitachi Ltd | Semiconductor device and its manufacturing method |
US6767804B2 (en) | 2001-11-08 | 2004-07-27 | Sharp Laboratories Of America, Inc. | 2N mask design and method of sequential lateral solidification |
JP3980466B2 (en) | 2001-11-09 | 2007-09-26 | 株式会社半導体エネルギー研究所 | Laser apparatus and laser irradiation method |
US6526585B1 (en) | 2001-12-21 | 2003-03-04 | Elton E. Hill | Wet smoke mask |
US7749818B2 (en) | 2002-01-28 | 2010-07-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
JP3671010B2 (en) * | 2002-02-18 | 2005-07-13 | 三洋電機株式会社 | Laser annealing method for semiconductor film |
US7002668B2 (en) | 2002-03-08 | 2006-02-21 | Rivin Eugeny I | Stage positioning unit for photo lithography tool and for the like |
JP2003297746A (en) * | 2002-03-22 | 2003-10-17 | Ind Technol Res Inst | Tft forming method |
US7119365B2 (en) | 2002-03-26 | 2006-10-10 | Sharp Kabushiki Kaisha | Semiconductor device and manufacturing method thereof, SOI substrate and display device using the same, and manufacturing method of the SOI substrate |
US6792029B2 (en) | 2002-03-27 | 2004-09-14 | Sharp Laboratories Of America, Inc. | Method of suppressing energy spikes of a partially-coherent beam |
AU2003220611A1 (en) | 2002-04-01 | 2003-10-20 | The Trustees Of Columbia University In The City Of New York | Method and system for providing a thin film |
US7192479B2 (en) | 2002-04-17 | 2007-03-20 | Sharp Laboratories Of America, Inc. | Laser annealing mask and method for smoothing an annealed surface |
US6860939B2 (en) | 2002-04-23 | 2005-03-01 | Sharp Laboratories Of America, Inc. | Semiconductor crystal-structure-processed mechanical devices, and methods and systems for making |
US6984573B2 (en) | 2002-06-14 | 2006-01-10 | Semiconductor Energy Laboratory Co., Ltd. | Laser irradiation method and apparatus |
JP2004031809A (en) | 2002-06-27 | 2004-01-29 | Toshiba Corp | Photomask and method of crystallizing semiconductor thin film |
JP2006512749A (en) | 2002-08-19 | 2006-04-13 | ザ トラスティーズ オブ コロンビア ユニヴァーシティ イン ザ シティ オブ ニューヨーク | Single-shot semiconductor processing system and method having various irradiation patterns |
TWI344027B (en) | 2002-08-19 | 2011-06-21 | Univ Columbia | Process and system for laser crystallization processing of film regions on a substrate to provide substantial uniformity within areas in such regions and edge areas thereof, and a structure of such film regions |
WO2004017381A2 (en) | 2002-08-19 | 2004-02-26 | The Trustees Of Columbia University In The City Of New York | Process and system for laser crystallization processing of film regions on a substrate to minimize edge areas, and structure of such film regions |
AU2003258288A1 (en) | 2002-08-19 | 2004-03-03 | The Trustees Of Columbia University In The City Of New York | Process and system for processing a thin film sample and thin film structure |
JP2004087535A (en) | 2002-08-22 | 2004-03-18 | Sony Corp | Method for manufacturing crystalline semiconductor material and method for manufacturing semiconductor device |
JP4474108B2 (en) | 2002-09-02 | 2010-06-02 | 株式会社 日立ディスプレイズ | Display device, manufacturing method thereof, and manufacturing apparatus |
US7067867B2 (en) | 2002-09-30 | 2006-06-27 | Nanosys, Inc. | Large-area nonenabled macroelectronic substrates and uses therefor |
TW569350B (en) | 2002-10-31 | 2004-01-01 | Au Optronics Corp | Method for fabricating a polysilicon layer |
KR100646160B1 (en) | 2002-12-31 | 2006-11-14 | 엘지.필립스 엘시디 주식회사 | A mask for sequential lateral solidification and a silicon crystallizing method using the same |
US7341928B2 (en) | 2003-02-19 | 2008-03-11 | The Trustees Of Columbia University In The City Of New York | System and process for processing a plurality of semiconductor thin films which are crystallized using sequential lateral solidification techniques |
US20040169176A1 (en) | 2003-02-28 | 2004-09-02 | Peterson Paul E. | Methods of forming thin film transistors and related systems |
EP1468774B1 (en) | 2003-02-28 | 2009-04-15 | Semiconductor Energy Laboratory Co., Ltd. | Laser irradiation method, laser irradiation apparatus, and method for manufacturing semiconductor device |
KR100618184B1 (en) | 2003-03-31 | 2006-08-31 | 비오이 하이디스 테크놀로지 주식회사 | Method of crystallization |
TWI227913B (en) | 2003-05-02 | 2005-02-11 | Au Optronics Corp | Method of fabricating polysilicon film by excimer laser crystallization process |
JP4470395B2 (en) | 2003-05-30 | 2010-06-02 | 日本電気株式会社 | Method and apparatus for manufacturing semiconductor thin film, and thin film transistor |
JP4015068B2 (en) | 2003-06-17 | 2007-11-28 | 株式会社東芝 | Manufacturing method of semiconductor device |
KR100587368B1 (en) | 2003-06-30 | 2006-06-08 | 엘지.필립스 엘시디 주식회사 | Device for Sequential Lateral Solidification of silicon |
TWI294648B (en) | 2003-07-24 | 2008-03-11 | Au Optronics Corp | Method for manufacturing polysilicon film |
US7078793B2 (en) | 2003-08-29 | 2006-07-18 | Infineon Technologies Ag | Semiconductor memory module |
US7364952B2 (en) | 2003-09-16 | 2008-04-29 | The Trustees Of Columbia University In The City Of New York | Systems and methods for processing thin films |
WO2005029546A2 (en) | 2003-09-16 | 2005-03-31 | The Trustees Of Columbia University In The City Of New York | Method and system for providing a continuous motion sequential lateral solidification for reducing or eliminating artifacts, and a mask for facilitating such artifact reduction/elimination |
TWI351713B (en) | 2003-09-16 | 2011-11-01 | Univ Columbia | Method and system for providing a single-scan, con |
US7318866B2 (en) | 2003-09-16 | 2008-01-15 | The Trustees Of Columbia University In The City Of New York | Systems and methods for inducing crystallization of thin films using multiple optical paths |
WO2005029547A2 (en) | 2003-09-16 | 2005-03-31 | The Trustees Of Columbia University In The City Of New York | Enhancing the width of polycrystalline grains with mask |
US7164152B2 (en) | 2003-09-16 | 2007-01-16 | The Trustees Of Columbia University In The City Of New York | Laser-irradiated thin films having variable thickness |
TWI359441B (en) | 2003-09-16 | 2012-03-01 | Univ Columbia | Processes and systems for laser crystallization pr |
WO2005029548A2 (en) | 2003-09-16 | 2005-03-31 | The Trustees Of Columbia University In The City Of New York | System and process for providing multiple beam sequential lateral solidification |
KR100971951B1 (en) | 2003-09-17 | 2010-07-23 | 엘지디스플레이 주식회사 | Method for crystallization of amorphous silicon layer using excimer laser |
WO2005034193A2 (en) | 2003-09-19 | 2005-04-14 | The Trustees Of Columbia University In The City Ofnew York | Single scan irradiation for crystallization of thin films |
JP2005129769A (en) | 2003-10-24 | 2005-05-19 | Hitachi Ltd | Method for modifying semiconductor thin film, modified semiconductor thin film, method for evaluating the same, thin film transistor formed of semiconductor thin film, and image display device having circuit constituted by using the thin film transistor |
US7226819B2 (en) | 2003-10-28 | 2007-06-05 | Semiconductor Energy Laboratory Co., Ltd. | Methods for forming wiring and manufacturing thin film transistor and droplet discharging method |
JP2005159162A (en) * | 2003-11-27 | 2005-06-16 | Toshiba Matsushita Display Technology Co Ltd | Display device and its manufacturing method |
KR100698056B1 (en) | 2003-12-26 | 2007-03-23 | 엘지.필립스 엘시디 주식회사 | Laser Beam Pattern Mask and the Method for Crystallization with the Same |
KR100572519B1 (en) | 2003-12-26 | 2006-04-19 | 엘지.필립스 엘시디 주식회사 | Mask for laser crystallization process and laser crystallization process using the mask |
US7199397B2 (en) | 2004-05-05 | 2007-04-03 | Au Optronics Corporation | AMOLED circuit layout |
US7633034B2 (en) | 2004-06-18 | 2009-12-15 | Electro Scientific Industries, Inc. | Semiconductor structure processing using multiple laser beam spots overlapping lengthwise on a structure |
US7629234B2 (en) | 2004-06-18 | 2009-12-08 | Electro Scientific Industries, Inc. | Semiconductor structure processing using multiple laterally spaced laser beam spots with joint velocity profiling |
KR100689315B1 (en) | 2004-08-10 | 2007-03-08 | 엘지.필립스 엘시디 주식회사 | Device for crystallizing silicon thin layer and method for crystallizing using the same |
US7645337B2 (en) | 2004-11-18 | 2010-01-12 | The Trustees Of Columbia University In The City Of New York | Systems and methods for creating crystallographic-orientation controlled poly-silicon films |
JP5068171B2 (en) | 2004-11-18 | 2012-11-07 | ザ トラスティーズ オブ コロンビア ユニヴァーシティ イン ザ シティ オブ ニューヨーク | System and method for producing a crystallographically controlled polysilicon film |
JP5121118B2 (en) | 2004-12-08 | 2013-01-16 | 株式会社ジャパンディスプレイイースト | Display device |
US8221544B2 (en) | 2005-04-06 | 2012-07-17 | The Trustees Of Columbia University In The City Of New York | Line scan sequential lateral solidification of thin films |
US20090218577A1 (en) | 2005-08-16 | 2009-09-03 | Im James S | High throughput crystallization of thin films |
JP5519150B2 (en) | 2005-08-16 | 2014-06-11 | ザ トラスティーズ オブ コロンビア ユニヴァーシティ イン ザ シティ オブ ニューヨーク | System and method for uniform sequential lateral crystallization of thin films using a high frequency laser |
KR101132404B1 (en) | 2005-08-19 | 2012-04-03 | 삼성전자주식회사 | Method for fabricating thin film of poly crystalline silicon and method for fabricating thin film transistor having the same |
US7192818B1 (en) | 2005-09-22 | 2007-03-20 | National Taiwan University | Polysilicon thin film fabrication method |
JP2007123445A (en) * | 2005-10-26 | 2007-05-17 | Sharp Corp | Laser beam projection mask, laser machining method, laser machining apparatus, and thin film transistor element |
JP4680850B2 (en) | 2005-11-16 | 2011-05-11 | 三星モバイルディスプレイ株式會社 | Thin film transistor and manufacturing method thereof |
JP2009518864A (en) | 2005-12-05 | 2009-05-07 | ザ トラスティーズ オブ コロンビア ユニヴァーシティ イン ザ シティ オブ ニューヨーク | System and method for processing membranes and thin films |
KR101191404B1 (en) | 2006-01-12 | 2012-10-16 | 삼성디스플레이 주식회사 | Mask for silicone crystallization, method for crystallizing silicone using the same and display device |
KR20070094527A (en) | 2006-03-17 | 2007-09-20 | 가부시키가이샤 에키쇼센탄 기쥬쓰 가이하쓰센타 | Crystallization method, thin film transistor manufacturing method, thin film transistor, display, and semiconductor device |
WO2008104346A2 (en) | 2007-02-27 | 2008-09-04 | Carl Zeiss Laser Optics Gmbh | Continuous coating installation and methods for producing crystalline thin films and solar cells |
JP5041519B2 (en) | 2007-05-01 | 2012-10-03 | ヤンマー株式会社 | Lawn mower |
US8012861B2 (en) | 2007-11-21 | 2011-09-06 | The Trustees Of Columbia University In The City Of New York | Systems and methods for preparing epitaxially textured polycrystalline films |
CN102232239A (en) | 2008-11-14 | 2011-11-02 | 纽约市哥伦比亚大学理事会 | Systems and methods for the crystallization of thin films |
-
2008
- 2008-09-25 WO PCT/US2008/077704 patent/WO2009042784A1/en active Application Filing
- 2008-09-25 US US12/679,543 patent/US8415670B2/en not_active Expired - Fee Related
- 2008-09-25 TW TW097136936A patent/TWI418037B/en not_active IP Right Cessation
- 2008-09-25 JP JP2010527146A patent/JP5385289B2/en not_active Expired - Fee Related
- 2008-09-25 KR KR1020107007922A patent/KR20100074179A/en not_active Application Discontinuation
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7187016B2 (en) * | 2001-01-26 | 2007-03-06 | Exploitation Of Next Generation Co., Ltd | Semiconductor device |
US20070007242A1 (en) * | 2003-09-16 | 2007-01-11 | The Trustees Of Columbia University In The City Of New York | Method and system for producing crystalline thin films with a uniform crystalline orientation |
US20070215942A1 (en) * | 2006-03-17 | 2007-09-20 | Industrial Technology Research Institute | Thin film transistor device with high symmetry |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120298031A1 (en) * | 2010-01-15 | 2012-11-29 | Crystal Systems Corporation | Device for single-crystal growth and method of single-crystal growth |
Also Published As
Publication number | Publication date |
---|---|
JP2010541250A (en) | 2010-12-24 |
TW200939481A (en) | 2009-09-16 |
JP5385289B2 (en) | 2014-01-08 |
TWI418037B (en) | 2013-12-01 |
KR20100074179A (en) | 2010-07-01 |
US8415670B2 (en) | 2013-04-09 |
US20100270557A1 (en) | 2010-10-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101287314B1 (en) | Systems and methods for processing a film, and thin films | |
KR101407143B1 (en) | Line scan sequential lateral solidification of thin films | |
TWI524384B (en) | High throughput crystallization of thin films | |
US6573163B2 (en) | Method of optimizing channel characteristics using multiple masks to form laterally crystallized ELA poly-Si films | |
US20090242805A1 (en) | Systems and methods for uniform sequential lateral solidification of thin films using high frequency lasers | |
US8415670B2 (en) | Methods of producing high uniformity in thin film transistor devices fabricated on laterally crystallized thin films | |
US8802580B2 (en) | Systems and methods for the crystallization of thin films | |
US8889569B2 (en) | Systems and methods for non-periodic pulse sequential lateral soldification | |
WO2005029543A2 (en) | Laser-irradiated thin films having variable thickness | |
MX2012006043A (en) | Systems and methods for non-periodic pulse sequential lateral solidification. | |
KR20090087323A (en) | Semiconductor layer crystallizing mask and method for crystallizing semiconductor layer using the same | |
KR101108169B1 (en) | Mask for Sequential Lateral Solidification and Sequential Lateral Solidification apparatus therewith | |
KR100619197B1 (en) | Crystal growth apparatus and crystal growth method for semiconductor thin film | |
TWI556284B (en) | Systems and methods for non-periodic pulse sequential lateral solidification | |
US20070170426A1 (en) | Silicon crystallizing mask, apparatus for crystallizing silicon having the mask and method for crystallizing silicon using the apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08833595 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2010527146 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 20107007922 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 12679543 Country of ref document: US |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 08833595 Country of ref document: EP Kind code of ref document: A1 |