WO2008144265A1 - Semiconductor packages and method for fabricating semiconductor packages with discrete components - Google Patents
Semiconductor packages and method for fabricating semiconductor packages with discrete components Download PDFInfo
- Publication number
- WO2008144265A1 WO2008144265A1 PCT/US2008/063348 US2008063348W WO2008144265A1 WO 2008144265 A1 WO2008144265 A1 WO 2008144265A1 US 2008063348 W US2008063348 W US 2008063348W WO 2008144265 A1 WO2008144265 A1 WO 2008144265A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- die
- substrate
- package
- recess
- discrete component
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
- H01L2224/26122—Auxiliary members for layer connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/26145—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/27011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
- H01L2224/27013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the layer connector, e.g. solder flow barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48464—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83009—Pre-treatment of the layer connector or the bonding area
- H01L2224/83051—Forming additional members, e.g. dam structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8312—Aligning
- H01L2224/83136—Aligning involving guiding structures, e.g. spacers or supporting members
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/10155—Shape being other than a cuboid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/10155—Shape being other than a cuboid
- H01L2924/10158—Shape being other than a cuboid at the passive surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1433—Application-specific integrated circuit [ASIC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/146—Mixed devices
- H01L2924/1461—MEMS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
- H01L2924/19103—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device interposed between the semiconductor or solid-state device and the die mounting substrate, i.e. chip-on-passive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
- H01L2924/19104—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device on the semiconductor or solid-state device, i.e. passive-on-chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Definitions
- parasitic inductance can occur from switching transients and cross coupling between the conductors (e.g., wires or traces) that electrically connect different semiconductor packages of the system.
- parasitic inductance can cause transient voltages, spurious signals, and power supply noise, which degrade the operation of the semiconductor packages, and adversely affect the performance of the system.
- Parasitic inductance can also make testing more difficult because false readings are obtained, making electrical evaluation of the system more difficult.
- PCB printed circuit board
- semiconductor packages have been constructed with on-board capacitors.
- US Patent Nos. 6,891,248; 7,002,248 and 7,041,537 to Akram et al. disclose semiconductor packages having on board capacitors.
- redistribution layers on the packages are used to form integrated capacitors having electrodes separated by dielectric layers.
- the present disclosure is directed to semiconductor packages having discrete components that are embedded in an active die of the package.
- the present disclosure is also directed to a method for fabricating semiconductor packages with discrete components, and to electronic systems containing the semiconductor packages.
- Figure IA is an enlarged schematic bottom view of a semiconductor package having discrete components
- Figure IB is an enlarged schematic cross sectional view of the package taken along section line IB-IB of Figure IA;
- Figure 1C is an enlarged schematic cross sectional view of the package taken along section line 1C-1C of Figure IA;
- Figure ID is an enlarged schematic cross sectional view of the package with parts cut away taken along section line ID- ID of Figure IA;
- Figure IE is an enlarged schematic cross sectional view of an alternate embodiment package equivalent to Figure 1C having die pockets;
- Figure 2 is a schematic plan view of a strip containing substrates for fabricating multiple semiconductor packages
- Figure 3 A is a schematic plan view of a semiconductor wafer containing multiple dice having etched recesses for fabricating the semiconductor package;
- Figure 3B is a schematic plan view of a semiconductor wafer containing multiple dice having saw cut recesses for fabricating the semiconductor package;
- Figures 4A-4D are schematic cross sectional views illustrating steps in the method for fabricating the semiconductor package
- Figure 5 is an enlarged schematic cross sectional view of a two die semiconductor package having discrete components
- Figure 6 is an enlarged schematic cross sectional view of a four die semiconductor package having discrete components
- Figure 7 is a schematic diagram of a system incorporating the semiconductor packages.
- a semiconductor package 10 having discrete components 12 is illustrated.
- the package 10 includes a semiconductor die 14; a substrate 16 bonded to the die 14; and an encapsulant 18 encapsulating the die 14.
- the discrete components 12 are embedded in a recess 20 in the die 14 encapsulated by a die attach polymer 22.
- the package 10 includes two discrete components 12.
- the package 10 can include any number of discrete components 12.
- the discrete components 12 can comprise any conventional component used in the art including capacitors, resistors and inductors.
- the discrete components 12 can comprise semiconductor dice containing active integrated circuits (ICs) having a desired electrical configuration (e.g., logic, memory, processing).
- the discrete components 12 in the package 10 are both the same type of component (e.g., decoupling capacitors).
- the package 10 can include different types of discrete components, such as a first type of discrete component (e.g., a decoupling capacitor) and a second type of discrete component (e.g., a SMT resistor).
- the discrete components 12 embedded in the die 14 significantly improve the performance of the package 10.
- the conductive path to the die 14 has a shorter length relative to that of external decoupling capacitors on a system substrate, such as a module substrate or PCB.
- the shorter conductive path provides better power integrity and lower inductance.
- the embedded mounting of the discrete components 12 requires no additional space, and frees space on the system substrate that would otherwise be required for external decoupling capacitors.
- the die 14 ( Figure IB) includes a semiconductor substrate, such as silicon or gallium arsenide, containing integrated circuits fabricated using well known processes.
- the die 14 can comprise a high speed digital logic device, such as a dynamic random access memory (DRAM), a static random access memory (SRAM), a SDRAM (synchronous dynamic random access memory), a DDR SDRAM (double data rate DRAM), a SGRAM (synchronous graphics random access memory), a flash memory, a microprocessor, a digital signal processor (DSP), an application specific integrated circuit (ASIC), a MEMS type device (e.g., accelerometer, microphone, speaker, electro mechanical device), or a solar cell.
- the die 14 can comprise a tested die that has been certified as a known good die (KGD).
- the die 14 ( Figure IB) includes a circuit side 24 (face) and a back side 26.
- a thickness of the die 14 can be conventional with a thickness t of between about 0.3 mm and 0.5 mm being representative.
- the recess 20 can be formed in the back side 26 of the die 14 to a selected depth (d).
- the depth (d) is preferably greater than a thickness and height (h) ( Figure 4A) of the discrete components 12, such that the discrete components 12 are contained in the recess 20.
- the die 14 includes only one recess 20 which comprises an elongated slot extending from opposing edges of the die 14 configured to contain multiple discrete components 12.
- an alternate embodiment pocket die 14P can include pocket recesses 2OP, with each pocket recess 2OP configured as a enclosed pocket, sized and shaped to contain one or more discrete components 12.
- pocket recesses 2OP In Figure IE, three pocket recesses 2OP are illustrated with a discrete component 12 for each pocket recess 2OP.
- the pocket die 14P can include any desired number of pocket recesses 2OP, and each pocket recess 2OP can be configured to contain any number of discrete components 12.
- the die 14 ( Figure IB) also includes a pattern of die contacts 28 on the circuit side 24 in electrical communication with the integrated circuits contained on the die 14.
- the die contacts 28 can comprise bond pads, or redistribution pads, in a selected pattern (e.g., edge array, center array, grid array), having a selected size and shape (e.g., square, rectangular, round).
- the die contacts 28 can be formed of a bondable material (e.g., aluminum, gold, copper) that permits wires 30, or other interconnects (e.g., TAB tape), to be bonded to the die contacts 28.
- the substrate 16 ( Figure IB) of the package 10 can comprise an electrically insulating material, such as an organic polymer resin reinforced with glass fibers. Such a material is sometimes referred to as a "circuit board” material, such that the substrate 16 can also be referred to as a "board”, and the package 10 as a chip- on-board package. Suitable materials for the substrate 16 include bismaleimide- trizine (BT), epoxy resins ("FR-4" and "FR-5"), and polyimide resins. A representative thickness of the substrate 16 can be from about 0.2 mm to 1.6 mm.
- the substrate 16 ( Figure IB) includes a back side 32 having an array of terminal contact pads 34, and a circuit side 36 having an array of wire bonding contacts 38, also known as inner lead bonds (ILB).
- Terminal contacts 40 ( Figure IB) for the package 10 (also known as outer lead bonds (OLB), are formed on the terminal contact pads 34.
- the terminal contacts 40 can comprise metal, or solder, balls, bumps or pins, formed on the terminal contact pads 34 using a metallization process, a stud bumping process or a ball bonding process.
- a representative range for the diameter of the terminal contacts 40 can be from 60-500 ⁇ m.
- the terminal contact pads 34 and the terminal contacts 40 can be formed in an area array, such as a ball grid array, a pin grid array, an edge array or a center array.
- the substrate 16 also includes conductive vias 42, which electrically connect the terminal contact pads 34 on the back side 32 of the substrate 16 to the wire bonding contacts 38 on the circuit side 36 of the substrate 16.
- the wires 30 are bonded at a first end to the die contacts 28 on the die 14, and at a second end to the wire bonding contacts 38 on the substrate 16.
- the wire bonding contacts 38 can comprise a bondable metal, such as aluminum, copper or gold, which allows the wires 30 to be bonded using a conventional wire bonding process, such as thermo compression (T/C) bonding, thermosonic (T/S) bonding, or ultrasonic (U/S) bonding.
- T/C thermo compression
- T/S thermosonic
- U/S ultrasonic
- wire bonding contacts 38 are in electrical communication with conductors 44 and component contacts 46.
- the component contacts 46 are electrically connected to terminals 48 on the discrete components 12. This arrangement provides separate electrical paths from the discrete components 12 ( Figure IB) through the conductors 44 to selected wire bonding contacts 38 and wires 30 to selected die contacts 28. In addition, separate electrical paths are provided from selected terminal contacts 40 through the vias 42 and the conductors 44 to the discrete components 12.
- the package 10 includes only eight terminal contacts 40, and eight wire bonding contacts 38 electrically connected to eight die contacts 28.
- the package 10 can include any number of terminal contacts 40, wire bonding contacts 38 and die contacts 28 (e.g., tens to hundreds).
- the terminals 48 for the discrete components 12 can be electrically connected to selected terminal contacts 40 and selected die contacts 28 as required.
- first terminals 48 thereof can be connected to ground (Vss) die contacts 28, and to ground (Vss) terminal contacts 40.
- Second terminals 48 of the discrete components 12 can be connected to power (Vcc) die contacts 28 and to power (Vcc) terminal contacts 40.
- the die attach polymer 22 ( Figure IB) attaches the die 14 to the substrate 16 ( Figure IB).
- the die attach polymer 22 fills the recess 20 in the die 14, and encapsulates the discrete components 12.
- the discrete components 12 are thus embedded in the die 14 and electrically insulated from the die 14 by the die attach polymer 22.
- the die attach polymer 22 can comprise a curable polymer such as a silicone, a polyimide or an epoxy material.
- the die attach polymer 22 includes a relatively thin layer 66 between the back side 26 of the die 14 and the circuit side 36 of the substrate 16 which attaches the die 14 to the substrate 16.
- the die attach polymer 22 has a relatively thick portion that fills the recess 20 in the die 14 and encapsulates the discrete components 12.
- the encapsulant 18 forms a package body which encapsulates the die 14, the wires 30, and the circuit side 36 of the substrate 16.
- the encapsulant 18 can comprise an epoxy resin molded using conventional molding equipment and techniques. A thickness and an outline of the encapsulant 18 can be selected as required.
- a panel 50 containing multiple substrates 16 can be provided as a first step in a method for fabricating the semiconductor package 10 ( Figure IB). Each substrate 16 is a segment of the panel 50 ( Figure 2), and will subsequently be separated from the adjacent substrates 16 to form the semiconductor package 10.
- the panel 50 ( Figure 2) can include indexing openings 52 for handling by automated equipment, such as chip bonders, wire bonders, molds and trim machinery.
- the panel 50 ( Figure 2) can also include separation openings 54 which facilitate separation of the substrates 16 into the packages 10.
- the panel 50 can also include metal segments 56, such as pin one indicators and mold compound gate breaks.
- Each substrate 16 ( Figure 2) on the panel 50 ( Figure 2) includes the terminal contact pads 34 (Figure IB) on the back side 32 ( Figure IB), and the conductive vias 42 ( Figure IB) in electrical communication with the terminal contact pads 34 ( Figure IB).
- Each substrate 16 also includes the conductors 44 ( Figure IB) on the circuit side 36 ( Figure IB) in electrical communication with the conductive vias 42 ( Figure IB) having the wire bonding contacts 38 ( Figure IB) and the component contacts 46 ( Figure IB). All of the elements of the panel 50 and the substrates 16 can be constructed using well known techniques and equipment.
- a semiconductor wafer 58 containing multiple semiconductor dice 14 can be provided.
- the dice 14 can comprise conventional semiconductor dice having integrated circuits with a desired electrical configuration, as previously described.
- the dice 14 are separated by streets 60, and the back side 26 of the wafer 58 corresponds to the back sides 26 of the dice 14.
- each die 14 includes a recess 20 having a selected width (w) and a selected depth (d) ( Figure IB).
- the recesses 20 can be formed by etching the back side 26 of the wafer 58.
- An etching process can also be used to form the pocket die 14P ( Figure IE) with the pocket recesses 2OP ( Figure IE).
- the etching process can comprise a wet etch process or a dry etch process performed using a mask, such as a photo mask or a hard mask, having openings with a size and shape corresponding to the recesses 20 or 2OP ( Figure IE).
- the depth (d) of the recesses 20 can be controlled by endpointing the etch process at a selected depth.
- one suitable wet etchant comprises tetramethylammoniumhydroxide (TMAH).
- TMAH tetramethylammoniumhydroxide
- RIE reactive ion etching
- the recesses 20 can be formed using a sawing process.
- saw cuts 62 can formed on the back side 26 of the semiconductor wafer 58 using a conventional dicing saw having a saw blade with a width that corresponds to the width (w) of the recesses 20.
- the sawing process can be controlled to form the saw cuts 62 with the depth (d).
- the wafer 58 can be singulated into individual dice 14.
- the singulating step can be performed using a sawing process, an etching process or a water jet process.
- FIGS 4A-4D additional steps in the method for fabricating the package 10 (Figure IB) are illustrated. Although these steps are illustrated as being performed on a single substrate 16, it is to be understood that they can be performed on all of the substrates 16 on the panel 50 ( Figure 2) at the same time.
- the substrate 16 can be provided with the terminal contact pads 34 on the back side 32 in electrical communication with the conductive vias 42.
- the conductors 44 can be provided on the circuit side 36 in electrical communication with the conductive vias 42 and having the wire bonding contacts 38 and the component contacts 46.
- the discrete components 12 are provided, and bonded to the component contacts 46.
- the discrete components 12 can include component electrodes 64 that are soldered, brazed, welded or otherwise attached (e.g., conductive adhesive) to the component contacts 46 on the substrate 16.
- the discrete components 12 can be placed on the component contacts 46 using conventional pick and place equipment, and then bonded to the component contacts 46 using conventional techniques (e.g., soldering).
- the discrete components 12 have a height (h) on the substrate 16 that is less than the depth (d) ( Figure 4) of the semiconductor die 14.
- the discrete components 12 also have a width (w2) that is less than the width (w) ( Figure 4B) of the recess 20 in the die 14.
- the die attach polymer 22 is applied in viscous form to the discrete components 12.
- the die attach polymer 22 can comprise a conventional silicone, polyimide or epoxy die attach material.
- a selected volume of the die attach polymer 22 can be deposited as a glob top on the discrete components 12 using a conventional die attach system.
- any suitable process such as screen printing, deposition through a nozzle, or capillary injection can be used to deposit the die attach polymer 22 on the discrete components 12.
- the deposited volume of die attach polymer 22 can be selected to fill the recess 20 in the die 14, and to encapsulate the discrete components 12 in the recess 20.
- the die attach polymer 22 will also form the adhesive layer 66 ( Figure 4C) which attaches the die 14 to the substrate 16.
- the die 14 can be provided with the recess 20 having the selected width (w) and depth (d).
- the die 14 can then be placed on the viscous die attach polymer 22 and pressed onto the substrate 16 using suitable equipment, such as a conventional die attach system or a pick and place mechanism.
- suitable equipment such as a conventional die attach system or a pick and place mechanism.
- the die 14 is placed on the die attach polymer 22, such that the recess 20 aligns with the discrete components 12 on the substrate 16.
- pressing the die 14 into the die attach polymer 22 forms the adhesive layer 66 which attaches the die 14 to the substrate 16.
- the viscous die attach polymer 22 deforms to completely fill the recess 20 and encapsulate the discrete components 12.
- the die attach polymer 22 can be cured at a required temperature and for a required time period.
- the die 14 can be placed in electrical communication with the discrete components 12 by bonding the wires 30 to the die contacts 28 on the die 14, and to the wire bonding contacts 38 on the substrate 16.
- This step can be performed using conventional equipment such as a wire bonder or in the case of TAB interconnects a TAB bonder.
- the encapsulant 18 can be formed using conventional equipment such as molding machinery.
- the terminal contacts 40 can be formed on the terminal contacts pads 34 using a suitable process such as a metallization process, a stud bumping process or a ball bonding process.
- a package 1OA is substantially similar to the package 10 ( Figure IB) but has a pair of stacked dice.
- a first die 14A-1 having discrete components 12A is bonded to a substrate 16A substantially as previously described for die 14 ( Figure IB).
- a second die 14A-2 having discrete components 12A is bonded to the circuit side 24 A of the first die 14A-1.
- An encapsulant 18A encapsulates the dice 14A-1, 14A-2 and forms the body of the package 1OA.
- a first die attach polymer 22A- 1 attaches the first die 14A-1 to the substrate 16 A, and encapsulates the discrete components 12A on the first die 14A- 1.
- a second die attach polymer 22A-2 attaches the second die 14A-2 to the circuit side 24 A of the first die 14A-1, and encapsulates the discrete components 12A on the second die 14A-2.
- the package 1OA can be fabricated substantially as previously described for the package 10 ( Figure IB).
- a package 1OB is substantially similar to the package 1OA ( Figure 5) but has four dice in a stacked array.
- a first die 14B-1 having discrete components 12A is bonded to a substrate 16B substantially as previously described for die 14 ( Figure IB).
- a second die 14B-2 having discrete components 12A is bonded to the circuit side 24B- 1 of the first die 14B-1
- a third die 14B-3 having discrete components 12A is bonded to the circuit side 24B-2 of the second die 14B-2
- a fourth die 1B-4 having discrete components 12A is boned to the circuit side 24B-3 of the third die 14B-3.
- An encapsulant 18B encapsulates the dice 14B-1, 14B-2, 14B-3, 14B-4, and forms the body of the package 1OB. Further, a first die attach polymer 22B-1 attaches the first die 14B-1 to the substrate 16B, and encapsulates the discrete components 12B on the first die 14B-1. A second die attach polymer 22B-2 attaches the second die 14B-2 to the circuit side 24B- 1 of the first die 14B-1, and encapsulates the discrete components 12B on the second die 14B-2. A third die attach polymer 22B-3 attaches the third die 14B-3 to the circuit side 24B-2 of the second die 14B-2, and encapsulates the discrete components 12B on the third die 14B-3.
- a fourth die attach polymer 22B-4 attaches the fourth die 14B-4 to the circuit side 24B-3 of the third die 14B-3, and encapsulates the discrete components 12B on the fourth die 14B-4.
- the package 1OB can be fabricated substantially as previously described for the package 10 ( Figure IB).
- the semiconductor package 10 ( Figure IB) or 1OA ( Figure 5) or 1OB ( Figure 6) can be used as a stand alone device, and in combination with other semiconductor components to fabricate semiconductor systems for consumer products (e.g., cell phones, camcorders) and computers.
- an electronic system 68 can include a system substrate 70, such as a module substrate, a printed circuit board, or a computer mother board wherein the semiconductor component 10 (Figure IB) or 1OA ( Figure 5) or 1OB ( Figure 6) is mounted.
Abstract
An electronic system (68) is described comprising a semiconductor package (10) mounted to a system substrate (70). The method for fabricating the package (10) includes the steps of: attaching a discrete component (12) to a substrate (16), placing a die attach polymer (22) on the discrete component (12) and the substrate (16), pressing the die (14) into the die attach polymer (22) to encapsulate the discrete component (12) in a recess (20) and attaching the die (14) to the substrate (16), and then placing the die (14) in electrical communication with the discrete component (12). The semiconductor die (14) on the substrate (16) is in electrical communication with the contacts (38). The die (14) includes the recess (20), and the discrete component (12) is contained in the recess (20) encapsulated in the die attach polymer (22).
Description
SEMICONDUCTOR PACKAGES AND METHOD FOR FABRICATING SEMICONDUCTOR PACKAGES WITH DISCRETE COMPONENTS
Background
[0001 ] One problem that occurs in electronic systems containing semiconductor packages, such as modules and printed circuit boards (PCB), is parasitic inductance. For example, parasitic inductance can occur from switching transients and cross coupling between the conductors (e.g., wires or traces) that electrically connect different semiconductor packages of the system. Parasitic inductance can cause transient voltages, spurious signals, and power supply noise, which degrade the operation of the semiconductor packages, and adversely affect the performance of the system. Parasitic inductance can also make testing more difficult because false readings are obtained, making electrical evaluation of the system more difficult.
[0002] One technique for overcoming parasitic inductance is by filtering the transient voltages, spurious signals and power supply noise. For example, external decoupling capacitors can be surface mounted on a system substrate, such as a printed circuit board (PCB) or test board, in close proximity to the semiconductor packages.
[0003] As the operating speeds of electronic systems increase, the problems associated with parasitic inductance increase. For example, the parasitic inductance associated with circuit connections to the decoupling capacitors decreases their effectiveness at higher speeds. Parasitic inductance is particularly a problem at clocking speeds of 500 mHz or more.
[0004] Electronic systems are also becoming more densely populated. External decoupling capacitors require valuable amounts of surface area on substrates, which could be utilized for other components and circuits. Yet another problem with external decoupling capacitors is that they are susceptible to shorting, and also to mechanical damage due to their surface mounting.
[0005] In view of these shortcomings associated with external decoupling capacitors, semiconductor packages have been constructed with on-board capacitors. For example, US Patent Nos. 6,891,248; 7,002,248 and 7,041,537 to Akram et al. disclose semiconductor packages having on board capacitors. In these patents, redistribution layers on the packages are used to form integrated capacitors having electrodes separated by dielectric layers.
[0006] The present disclosure is directed to semiconductor packages having discrete components that are embedded in an active die of the package. The present disclosure is also directed to a method for fabricating semiconductor packages with discrete components, and to electronic systems containing the semiconductor packages.
Brief Description of the Drawings
[0007] Exemplary embodiments are illustrated in the referenced figures of the drawings. It is intended that the embodiments and the figures disclosed herein are to be considered illustrative rather than limiting.
[0008] Figure IA is an enlarged schematic bottom view of a semiconductor package having discrete components;
[0009] Figure IB is an enlarged schematic cross sectional view of the package taken along section line IB-IB of Figure IA;
[0010] Figure 1C is an enlarged schematic cross sectional view of the package taken along section line 1C-1C of Figure IA;
[0011] Figure ID is an enlarged schematic cross sectional view of the package with parts cut away taken along section line ID- ID of Figure IA;
[0012] Figure IE is an enlarged schematic cross sectional view of an alternate embodiment package equivalent to Figure 1C having die pockets;
[0013] Figure 2 is a schematic plan view of a strip containing substrates for fabricating multiple semiconductor packages;
[0014] Figure 3 A is a schematic plan view of a semiconductor wafer containing multiple dice having etched recesses for fabricating the semiconductor package;
[0015] Figure 3B is a schematic plan view of a semiconductor wafer containing multiple dice having saw cut recesses for fabricating the semiconductor package;
[0016] Figures 4A-4D are schematic cross sectional views illustrating steps in the method for fabricating the semiconductor package;
[0017] Figure 5 is an enlarged schematic cross sectional view of a two die semiconductor package having discrete components;
[0018] Figure 6 is an enlarged schematic cross sectional view of a four die semiconductor package having discrete components; and
[0019] Figure 7 is a schematic diagram of a system incorporating the semiconductor packages.
Detailed Description
[0020] Referring to Figures 1A-1D, a semiconductor package 10 having discrete components 12 is illustrated. As shown in Figure IB, the package 10 includes a semiconductor die 14; a substrate 16 bonded to the die 14; and an encapsulant 18 encapsulating the die 14. As will be further explained, the discrete components 12 are embedded in a recess 20 in the die 14 encapsulated by a die attach polymer 22.
[0021] For illustrative purposes, the package 10 includes two discrete components 12. However, the package 10 can include any number of discrete components 12. In addition, the discrete components 12 can comprise any conventional component used in the art including capacitors, resistors and inductors. As another alternative, the discrete components 12 can comprise semiconductor dice containing active integrated circuits (ICs) having a desired electrical configuration (e.g., logic, memory, processing). Also for illustrative purposes, the discrete components 12 in the package 10 are both the same type of component (e.g., decoupling capacitors). However, the package 10 can include different types of discrete components, such as a first type of discrete component (e.g., a decoupling capacitor) and a second type of discrete component (e.g., a SMT resistor).
[0022] The discrete components 12 embedded in the die 14 significantly improve the performance of the package 10. For example, with discrete components 12 in the form of decoupling capacitors, the conductive path to the die 14 has a shorter length relative to that of external decoupling capacitors on a system substrate, such as a module substrate or PCB. The shorter conductive path provides better power integrity and lower inductance. In addition, the embedded mounting of the discrete components 12 requires no additional space, and frees space on the system substrate that would otherwise be required for external decoupling capacitors.
[0023] The die 14 (Figure IB) includes a semiconductor substrate, such as silicon or gallium arsenide, containing integrated circuits fabricated using well known
processes. The die 14 can comprise a high speed digital logic device, such as a dynamic random access memory (DRAM), a static random access memory (SRAM), a SDRAM (synchronous dynamic random access memory), a DDR SDRAM (double data rate DRAM), a SGRAM (synchronous graphics random access memory), a flash memory, a microprocessor, a digital signal processor (DSP), an application specific integrated circuit (ASIC), a MEMS type device (e.g., accelerometer, microphone, speaker, electro mechanical device), or a solar cell. In addition, the die 14 can comprise a tested die that has been certified as a known good die (KGD).
[0024] The die 14 (Figure IB) includes a circuit side 24 (face) and a back side 26. A thickness of the die 14 can be conventional with a thickness t of between about 0.3 mm and 0.5 mm being representative. In addition, the recess 20 can be formed in the back side 26 of the die 14 to a selected depth (d). The depth (d) is preferably greater than a thickness and height (h) (Figure 4A) of the discrete components 12, such that the discrete components 12 are contained in the recess 20. As shown in Figure 1C, the die 14 includes only one recess 20 which comprises an elongated slot extending from opposing edges of the die 14 configured to contain multiple discrete components 12. Alternately, as shown in Figure IE, an alternate embodiment pocket die 14P can include pocket recesses 2OP, with each pocket recess 2OP configured as a enclosed pocket, sized and shaped to contain one or more discrete components 12. In Figure IE, three pocket recesses 2OP are illustrated with a discrete component 12 for each pocket recess 2OP. However, the pocket die 14P can include any desired number of pocket recesses 2OP, and each pocket recess 2OP can be configured to contain any number of discrete components 12.
[0025] The die 14 (Figure IB) also includes a pattern of die contacts 28 on the circuit side 24 in electrical communication with the integrated circuits contained on the die 14. The die contacts 28 can comprise bond pads, or redistribution pads, in a selected pattern (e.g., edge array, center array, grid array), having a selected size and shape (e.g., square, rectangular, round). In addition, the die contacts 28 can be formed of a bondable material (e.g., aluminum, gold, copper) that permits wires 30, or other interconnects (e.g., TAB tape), to be bonded to the die contacts 28.
[0026] The substrate 16 (Figure IB) of the package 10 can comprise an electrically insulating material, such as an organic polymer resin reinforced with glass fibers. Such a material is sometimes referred to as a "circuit board" material, such
that the substrate 16 can also be referred to as a "board", and the package 10 as a chip- on-board package. Suitable materials for the substrate 16 include bismaleimide- trizine (BT), epoxy resins ("FR-4" and "FR-5"), and polyimide resins. A representative thickness of the substrate 16 can be from about 0.2 mm to 1.6 mm.
[0027] The substrate 16 (Figure IB) includes a back side 32 having an array of terminal contact pads 34, and a circuit side 36 having an array of wire bonding contacts 38, also known as inner lead bonds (ILB). Terminal contacts 40 (Figure IB) for the package 10 (also known as outer lead bonds (OLB), are formed on the terminal contact pads 34. The terminal contacts 40 can comprise metal, or solder, balls, bumps or pins, formed on the terminal contact pads 34 using a metallization process, a stud bumping process or a ball bonding process. A representative range for the diameter of the terminal contacts 40 can be from 60-500 μm. In addition, the terminal contact pads 34 and the terminal contacts 40, can be formed in an area array, such as a ball grid array, a pin grid array, an edge array or a center array.
[0028] As shown in Figure IB, the substrate 16 also includes conductive vias 42, which electrically connect the terminal contact pads 34 on the back side 32 of the substrate 16 to the wire bonding contacts 38 on the circuit side 36 of the substrate 16. As shown in Figure IB, the wires 30 are bonded at a first end to the die contacts 28 on the die 14, and at a second end to the wire bonding contacts 38 on the substrate 16. As with the die contacts 28, the wire bonding contacts 38 can comprise a bondable metal, such as aluminum, copper or gold, which allows the wires 30 to be bonded using a conventional wire bonding process, such as thermo compression (T/C) bonding, thermosonic (T/S) bonding, or ultrasonic (U/S) bonding. Using a wire bonding process, the first bond between the wire 30 and the die contact 28 can comprise a ball bond, and the second bond between the wire 30 and the wire bonding contact 38 can comprise a wedge bond.
[0029] As shown in Figure ID, some of the wire bonding contacts 38 are in electrical communication with conductors 44 and component contacts 46. As shown in Figure IB, the component contacts 46 are electrically connected to terminals 48 on the discrete components 12. This arrangement provides separate electrical paths from the discrete components 12 (Figure IB) through the conductors 44 to selected wire bonding contacts 38 and wires 30 to selected die contacts 28. In addition, separate
electrical paths are provided from selected terminal contacts 40 through the vias 42 and the conductors 44 to the discrete components 12.
[0030] For illustrative purposes, the package 10 includes only eight terminal contacts 40, and eight wire bonding contacts 38 electrically connected to eight die contacts 28. However, in actual practice the package 10 can include any number of terminal contacts 40, wire bonding contacts 38 and die contacts 28 (e.g., tens to hundreds). In addition, the terminals 48 for the discrete components 12 can be electrically connected to selected terminal contacts 40 and selected die contacts 28 as required. For example, for discrete components 12 in the form of decoupling capacitors, first terminals 48 thereof can be connected to ground (Vss) die contacts 28, and to ground (Vss) terminal contacts 40. Second terminals 48 of the discrete components 12 can be connected to power (Vcc) die contacts 28 and to power (Vcc) terminal contacts 40.
[0031] The die attach polymer 22 (Figure IB) attaches the die 14 to the substrate 16 (Figure IB). In addition, the die attach polymer 22 fills the recess 20 in the die 14, and encapsulates the discrete components 12. The discrete components 12 are thus embedded in the die 14 and electrically insulated from the die 14 by the die attach polymer 22. The die attach polymer 22 can comprise a curable polymer such as a silicone, a polyimide or an epoxy material. As shown in Figure IB, the die attach polymer 22 includes a relatively thin layer 66 between the back side 26 of the die 14 and the circuit side 36 of the substrate 16 which attaches the die 14 to the substrate 16. In addition, the die attach polymer 22 has a relatively thick portion that fills the recess 20 in the die 14 and encapsulates the discrete components 12.
[0032] As shown in Figure IB, the encapsulant 18 forms a package body which encapsulates the die 14, the wires 30, and the circuit side 36 of the substrate 16. The encapsulant 18 can comprise an epoxy resin molded using conventional molding equipment and techniques. A thickness and an outline of the encapsulant 18 can be selected as required.
[0033] Referring to Figure 2, as a first step in a method for fabricating the semiconductor package 10 (Figure IB), a panel 50 containing multiple substrates 16 can be provided. Each substrate 16 is a segment of the panel 50 (Figure 2), and will subsequently be separated from the adjacent substrates 16 to form the semiconductor package 10. The panel 50 (Figure 2) can include indexing openings 52 for handling
by automated equipment, such as chip bonders, wire bonders, molds and trim machinery. The panel 50 (Figure 2) can also include separation openings 54 which facilitate separation of the substrates 16 into the packages 10. The panel 50 can also include metal segments 56, such as pin one indicators and mold compound gate breaks.
[0034] Each substrate 16 (Figure 2) on the panel 50 (Figure 2) includes the terminal contact pads 34 (Figure IB) on the back side 32 (Figure IB), and the conductive vias 42 (Figure IB) in electrical communication with the terminal contact pads 34 (Figure IB). Each substrate 16 also includes the conductors 44 (Figure IB) on the circuit side 36 (Figure IB) in electrical communication with the conductive vias 42 (Figure IB) having the wire bonding contacts 38 (Figure IB) and the component contacts 46 (Figure IB). All of the elements of the panel 50 and the substrates 16 can be constructed using well known techniques and equipment.
[0035] Referring to Figure 3A, as a second step in the method for fabricating the semiconductor package 10 (Figure IB), a semiconductor wafer 58 containing multiple semiconductor dice 14 can be provided. The dice 14 can comprise conventional semiconductor dice having integrated circuits with a desired electrical configuration, as previously described. The dice 14 are separated by streets 60, and the back side 26 of the wafer 58 corresponds to the back sides 26 of the dice 14.
[0036] As shown in Figure 3A, each die 14 includes a recess 20 having a selected width (w) and a selected depth (d) (Figure IB). The recesses 20 can be formed by etching the back side 26 of the wafer 58. An etching process can also be used to form the pocket die 14P (Figure IE) with the pocket recesses 2OP (Figure IE). For example, the etching process can comprise a wet etch process or a dry etch process performed using a mask, such as a photo mask or a hard mask, having openings with a size and shape corresponding to the recesses 20 or 2OP (Figure IE). The depth (d) of the recesses 20 can be controlled by endpointing the etch process at a selected depth. For wet etching silicon, one suitable wet etchant comprises tetramethylammoniumhydroxide (TMAH). For dry etching silicon, reactive ion etching (RIE) can be performed in a reactor with an etch gas, such as CF4, SF6, Cl2 or CCl2F2.
[0037] Referring to Figure 3B, as an alternative to etching, the recesses 20 can be formed using a sawing process. In this case, saw cuts 62 can formed on the
back side 26 of the semiconductor wafer 58 using a conventional dicing saw having a saw blade with a width that corresponds to the width (w) of the recesses 20. In addition, the sawing process can be controlled to form the saw cuts 62 with the depth (d).
[0038] With either the etching method (Figure 3A), or the sawing method (Figure 3B), following formation of the recesses 20 (or 20P-Figure IE), the wafer 58 can be singulated into individual dice 14. The singulating step can be performed using a sawing process, an etching process or a water jet process.
[0039] Referring to Figures 4A-4D, additional steps in the method for fabricating the package 10 (Figure IB) are illustrated. Although these steps are illustrated as being performed on a single substrate 16, it is to be understood that they can be performed on all of the substrates 16 on the panel 50 (Figure 2) at the same time. As shown in Figure 4A, the substrate 16 can be provided with the terminal contact pads 34 on the back side 32 in electrical communication with the conductive vias 42. In addition, the conductors 44 can be provided on the circuit side 36 in electrical communication with the conductive vias 42 and having the wire bonding contacts 38 and the component contacts 46.
[0040] As also shown in Figure 4 A, the discrete components 12 are provided, and bonded to the component contacts 46. The discrete components 12 can include component electrodes 64 that are soldered, brazed, welded or otherwise attached (e.g., conductive adhesive) to the component contacts 46 on the substrate 16. The discrete components 12 can be placed on the component contacts 46 using conventional pick and place equipment, and then bonded to the component contacts 46 using conventional techniques (e.g., soldering). In addition, the discrete components 12 have a height (h) on the substrate 16 that is less than the depth (d) (Figure 4) of the semiconductor die 14. The discrete components 12 also have a width (w2) that is less than the width (w) (Figure 4B) of the recess 20 in the die 14. These dimensions permit the discrete components 12 to be contained within the recess 20, and the die attach polymer 22 to surround and encapsulate the discrete components 12 within the recess 20.
[0041] Next, as shown in Figure 4B, the die attach polymer 22 is applied in viscous form to the discrete components 12. The die attach polymer 22 can comprise a conventional silicone, polyimide or epoxy die attach material. In addition, a
selected volume of the die attach polymer 22 can be deposited as a glob top on the discrete components 12 using a conventional die attach system. However, any suitable process, such as screen printing, deposition through a nozzle, or capillary injection can be used to deposit the die attach polymer 22 on the discrete components 12. The deposited volume of die attach polymer 22 can be selected to fill the recess 20 in the die 14, and to encapsulate the discrete components 12 in the recess 20. In addition to filling the recess 20, the die attach polymer 22 will also form the adhesive layer 66 (Figure 4C) which attaches the die 14 to the substrate 16.
[0042] As also shown in Figure 4B, the die 14 can be provided with the recess 20 having the selected width (w) and depth (d). The die 14 can then be placed on the viscous die attach polymer 22 and pressed onto the substrate 16 using suitable equipment, such as a conventional die attach system or a pick and place mechanism. In addition, the die 14 is placed on the die attach polymer 22, such that the recess 20 aligns with the discrete components 12 on the substrate 16.
[0043] As shown in Figure 4C, pressing the die 14 into the die attach polymer 22 forms the adhesive layer 66 which attaches the die 14 to the substrate 16. In addition, the viscous die attach polymer 22 deforms to completely fill the recess 20 and encapsulate the discrete components 12. Following placement of the die 14 on the substrate 16, the die attach polymer 22 can be cured at a required temperature and for a required time period.
[0044] As also shown in Figure 4C, the die 14 can be placed in electrical communication with the discrete components 12 by bonding the wires 30 to the die contacts 28 on the die 14, and to the wire bonding contacts 38 on the substrate 16. This step can be performed using conventional equipment such as a wire bonder or in the case of TAB interconnects a TAB bonder.
[0045] Next, as shown in Figure 4D, the encapsulant 18 can be formed using conventional equipment such as molding machinery. In addition, the terminal contacts 40 can be formed on the terminal contacts pads 34 using a suitable process such as a metallization process, a stud bumping process or a ball bonding process.
[0046] Referring to Figure 5, a package 1OA is substantially similar to the package 10 (Figure IB) but has a pair of stacked dice. A first die 14A-1 having discrete components 12A is bonded to a substrate 16A substantially as previously described for die 14 (Figure IB). In addition, a second die 14A-2 having discrete
components 12A is bonded to the circuit side 24 A of the first die 14A-1. An encapsulant 18A encapsulates the dice 14A-1, 14A-2 and forms the body of the package 1OA. Further, a first die attach polymer 22A- 1 attaches the first die 14A-1 to the substrate 16 A, and encapsulates the discrete components 12A on the first die 14A- 1. A second die attach polymer 22A-2 attaches the second die 14A-2 to the circuit side 24 A of the first die 14A-1, and encapsulates the discrete components 12A on the second die 14A-2. The package 1OA can be fabricated substantially as previously described for the package 10 (Figure IB).
[0047] Referring to Figure 6, a package 1OB is substantially similar to the package 1OA (Figure 5) but has four dice in a stacked array. A first die 14B-1 having discrete components 12A is bonded to a substrate 16B substantially as previously described for die 14 (Figure IB). In addition, a second die 14B-2 having discrete components 12A is bonded to the circuit side 24B- 1 of the first die 14B-1, a third die 14B-3 having discrete components 12A is bonded to the circuit side 24B-2 of the second die 14B-2, and a fourth die 1B-4 having discrete components 12A is boned to the circuit side 24B-3 of the third die 14B-3. An encapsulant 18B encapsulates the dice 14B-1, 14B-2, 14B-3, 14B-4, and forms the body of the package 1OB. Further, a first die attach polymer 22B-1 attaches the first die 14B-1 to the substrate 16B, and encapsulates the discrete components 12B on the first die 14B-1. A second die attach polymer 22B-2 attaches the second die 14B-2 to the circuit side 24B- 1 of the first die 14B-1, and encapsulates the discrete components 12B on the second die 14B-2. A third die attach polymer 22B-3 attaches the third die 14B-3 to the circuit side 24B-2 of the second die 14B-2, and encapsulates the discrete components 12B on the third die 14B-3. A fourth die attach polymer 22B-4 attaches the fourth die 14B-4 to the circuit side 24B-3 of the third die 14B-3, and encapsulates the discrete components 12B on the fourth die 14B-4. The package 1OB can be fabricated substantially as previously described for the package 10 (Figure IB).
[0048] The semiconductor package 10 (Figure IB) or 1OA (Figure 5) or 1OB (Figure 6) can be used as a stand alone device, and in combination with other semiconductor components to fabricate semiconductor systems for consumer products (e.g., cell phones, camcorders) and computers. As shown in Figure 7, an electronic system 68 can include a system substrate 70, such as a module substrate, a printed
circuit board, or a computer mother board wherein the semiconductor component 10 (Figure IB) or 1OA (Figure 5) or 1OB (Figure 6) is mounted.
[0049] While a number of exemplary aspects and embodiments have been discussed above, those of skill in the art will recognize certain modifications, permutations, additions and subcombinations thereof. It is therefore intended that the following appended claims and claims hereafter introduced are interpreted to include all such modifications, permutations, additions and sub-combinations as are within their true spirit and scope.
Claims
1. A semiconductor package comprising: a substrate having a plurality of contacts; a semiconductor die on the substrate in electrical communication with the contacts having a back side and a recess in the back side; at least one discrete component on the substrate and in the recess in electrical communication with the contacts and with the die; and a polymer attaching the die to the substrate and encapsulating the discrete component in the recess.
2. The package of claim 1 wherein the polymer includes a portion filling the recess and a layer between the die and the substrate.
3. The package of claim 1 wherein the discrete component has a height (h) on the substrate that is less than a depth (d) of the recess in the die.
4. The package of claim 1 wherein the discrete component comprises a component selected from the group consisting of capacitors, resistors, inductors and semiconductor dice.
5. The package of claim 1 wherein the recess comprises an elongated slot extending from opposing edges of the die.
6. The package of claim 1 wherein the recess comprises a pocket.
7. The package of claim 1 wherein the recess comprises a saw cut.
8. The package of claim 1 wherein the substrate comprise a plurality of terminal contacts in electrical communication with the contacts and a plurality of conductive vias in electrical communication with the terminal contacts and the contacts.
9. The package of claim 1 further comprising at least one second semiconductor die stacked on the die having at least one second discrete component embedded in a second polymer in a second recess.
10. The package of claim 1 further comprising a plurality of interconnects bonded to die contacts on the die and to the contacts on the substrate.
11. A semiconductor package comprising: a substrate comprising a plurality of terminal contacts on a back side thereof, a plurality of conductors on a circuit side thereof having bonding contacts, and a plurality of conductive vias electrically connecting the terminal contacts and the conductors; a semiconductor die mounted to the substrate in a chip on board configuration having a recess and a plurality of die contacts; at least one discrete component in the recess; a die attach polymer having a portion in the recess encapsulating the discrete component and a layer between the die and the circuit side of the substrate attaching the die to the substrate; and a plurality of interconnects bonded to the die contacts and to the bonding contacts.
12. The package of claim 11 wherein the recess has a depth (d) greater than a height (h) of the discrete component on the substrate and a first width (wl) greater than a second width (w2) of the discrete component.
13. The package of claim 11 wherein the interconnects comprise wire bonded wires.
14. The package of claim 11 wherein the discrete component comprises a decoupling capacitor.
15. The package of claim 11 wherein the recess comprises an elongated slot extending from opposing edges of the die.
16. The package of claim 11 wherein the recess comprises a pocket.
17. The package of claim 11 wherein the die attach polymer comprises a polymer selected from the group consisting of polyimide, silicone and epoxy.
18. The package of claim 11 further comprising a second semiconductor die stacked on the die having a second recess and at least one second discrete component encapsulated by a second die attach polymer attaching the second semiconductor die to the die.
19. The package of claim 11 further comprising a plurality of second semiconductor dice stacked on the die having a plurality of second recesses and a plurality of second discrete components encapsulated by a plurality of second die attach polymers attaching the second semiconductor dice in a stacked array.
20. The package of claim 11 wherein the package is mounted to a system substrate in an electronic system.
21. A method for fabricating a semiconductor package comprising: providing a substrate; providing a semiconductor die having a back side and a recess in the back side; attaching at least one discrete component to the substrate; placing a polymer on the discrete component and the substrate; pressing the die into the polymer to encapsulate the discrete component in the recess and attach the die to the substrate; and placing the die in electrical communication with the discrete component.
22. The method of claim 21 wherein the substrate comprise a plurality of terminal contacts and vias in electrical communication with the discrete component.
23. The method of claim 21 wherein the discrete component comprises a component selected from the group consisting of capacitors, resistors, inductors and semiconductor dice.
24. The method of claim 21 wherein the providing the die step comprises etching or saw cutting the recess in a wafer containing the die.
25. The method of claim 21 wherein the placing the die step comprises attaching a plurality of interconnects to the die and to the substrate.
26. A method for fabricating a semiconductor package comprising: providing a substrate comprising a plurality of terminal contacts on a back side thereof, a plurality of conductors on a circuit side thereof, and a plurality of conductive vias electrically connecting the terminal contacts and the conductors; providing a semiconductor die having a back side and a recess in the back side; attaching at least one discrete component to the circuit side of the substrate in electrical communication with the conductors; attaching the die to the circuit side of substrate using a die attach polymer with the discrete component in the recess encapsulated by the die attach polymer; and placing the die in electrical communication with the conductors and the discrete component.
27. The method of claim 26 wherein the recess comprises a slot extending from opposing edges of the die, the attaching the discrete component step attaches a plurality of discrete components, and the attaching the die step encapsulates the discrete components in the slot.
28. The method of claim 26 wherein the providing the die step includes forming the recess as a slot on a wafer containing the die using an etching process or a sawing process.
29. The method of claim 26 wherein the providing the die step includes forming the recess as a pocket on a wafer containing the die using an etching process.
30. The method of claim 26 wherein the placing the die step comprises wire bonding a plurality of wires to the conductors on the substrate and to die contacts on the die.
31. The method of claim 26 wherein the attaching step attaches a plurality of discrete components to the substrate.
32. The method of claim 26 wherein the discrete component comprises a component selected from the group consisting of capacitors, resistors, inductors and semiconductor dice.
33. The method of claim 26 further comprising forming an encapsulant on the substrate encapsulating the die.
34. An electronic system comprising: a system substrate; a discrete component on the system substrate; and a semiconductor package attached to the system substrate comprising a substrate, a die on the substrate having a recess containing the discrete component, and a die attach adhesive having a portion in the recess encapsulating the discrete component and a layer attaching the die to the substrate; the package configured to reduce a length of a conductive path between the discrete component and the die relative to a second discrete component on the system substrate.
35. The system of claim 34 wherein the system substrate comprises an element selected from the group consisting of module substrates, printed circuit boards, and mother boards.
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SG200703559-5A SG148054A1 (en) | 2007-05-17 | 2007-05-17 | Semiconductor packages and method for fabricating semiconductor packages with discrete components |
SG200703559-5 | 2007-05-17 | ||
US11/767,889 | 2007-06-25 | ||
US11/767,889 US7723831B2 (en) | 2007-05-17 | 2007-06-25 | Semiconductor package having die with recess and discrete component embedded within the recess |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2008144265A1 true WO2008144265A1 (en) | 2008-11-27 |
Family
ID=40026688
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2008/063348 WO2008144265A1 (en) | 2007-05-17 | 2008-05-10 | Semiconductor packages and method for fabricating semiconductor packages with discrete components |
Country Status (4)
Country | Link |
---|---|
US (4) | US7723831B2 (en) |
SG (1) | SG148054A1 (en) |
TW (1) | TWI374532B (en) |
WO (1) | WO2008144265A1 (en) |
Families Citing this family (65)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060051912A1 (en) * | 2004-09-09 | 2006-03-09 | Ati Technologies Inc. | Method and apparatus for a stacked die configuration |
US7589406B2 (en) * | 2005-06-27 | 2009-09-15 | Micron Technology, Inc. | Stacked semiconductor component |
US7342308B2 (en) | 2005-12-20 | 2008-03-11 | Atmel Corporation | Component stacking for integrated circuit electronic package |
US20080054490A1 (en) * | 2006-08-31 | 2008-03-06 | Ati Technologies Inc. | Flip-Chip Ball Grid Array Strip and Package |
SG148054A1 (en) * | 2007-05-17 | 2008-12-31 | Micron Technology Inc | Semiconductor packages and method for fabricating semiconductor packages with discrete components |
SG149724A1 (en) | 2007-07-24 | 2009-02-27 | Micron Technology Inc | Semicoductor dies with recesses, associated leadframes, and associated systems and methods |
US9955582B2 (en) * | 2008-04-23 | 2018-04-24 | Skyworks Solutions, Inc. | 3-D stacking of active devices over passive devices |
US7956449B2 (en) * | 2008-06-25 | 2011-06-07 | Stats Chippac Ltd. | Stacked integrated circuit package system |
US7969018B2 (en) * | 2008-07-15 | 2011-06-28 | Infineon Technologies Ag | Stacked semiconductor chips with separate encapsulations |
US8063491B2 (en) * | 2008-09-30 | 2011-11-22 | Micron Technology, Inc. | Stacked device conductive path connectivity |
US8174131B2 (en) * | 2009-05-27 | 2012-05-08 | Globalfoundries Inc. | Semiconductor device having a filled trench structure and methods for fabricating the same |
US20110032685A1 (en) * | 2009-08-07 | 2011-02-10 | Sony Corporation | Interposer, module, and electronics device including the same |
US8164158B2 (en) * | 2009-09-11 | 2012-04-24 | Stats Chippac, Ltd. | Semiconductor device and method of forming integrated passive device |
US8724339B2 (en) | 2009-12-01 | 2014-05-13 | Apple Inc. | Compact media player |
US8552517B1 (en) * | 2010-09-14 | 2013-10-08 | Amkor Technology, Inc. | Conductive paste and mold for electrical connection of photovoltaic die to substrate |
IT1402806B1 (en) * | 2010-11-29 | 2013-09-18 | St Microelectronics Srl | PHOTOMOLTIPLICATOR INCAPSULATED BY SEMICONDUCTOR MATERIAL, IN PARTICULAR FOR USE IN MACHINES FOR THE PERFORMANCE OF TOMOGRAPHY WITH POSITRON EMISSION. |
US8569861B2 (en) | 2010-12-22 | 2013-10-29 | Analog Devices, Inc. | Vertically integrated systems |
US9164679B2 (en) | 2011-04-06 | 2015-10-20 | Patents1, Llc | System, method and computer program product for multi-thread operation involving first memory of a first memory class and second memory of a second memory class |
US9170744B1 (en) | 2011-04-06 | 2015-10-27 | P4tents1, LLC | Computer program product for controlling a flash/DRAM/embedded DRAM-equipped system |
US9432298B1 (en) | 2011-12-09 | 2016-08-30 | P4tents1, LLC | System, method, and computer program product for improving memory systems |
US9158546B1 (en) | 2011-04-06 | 2015-10-13 | P4tents1, LLC | Computer program product for fetching from a first physical memory between an execution of a plurality of threads associated with a second physical memory |
US9176671B1 (en) | 2011-04-06 | 2015-11-03 | P4tents1, LLC | Fetching data between thread execution in a flash/DRAM/embedded DRAM-equipped system |
US8930647B1 (en) | 2011-04-06 | 2015-01-06 | P4tents1, LLC | Multiple class memory systems |
US9417754B2 (en) | 2011-08-05 | 2016-08-16 | P4tents1, LLC | User interface system, method, and computer program product |
US8659142B2 (en) | 2011-10-03 | 2014-02-25 | Invensas Corporation | Stub minimization for wirebond assemblies without windows |
US8436477B2 (en) | 2011-10-03 | 2013-05-07 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate |
EP2769409A1 (en) | 2011-10-03 | 2014-08-27 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with orthogonal windows |
US8610260B2 (en) | 2011-10-03 | 2013-12-17 | Invensas Corporation | Stub minimization for assemblies without wirebonds to package substrate |
US8653646B2 (en) | 2011-10-03 | 2014-02-18 | Invensas Corporation | Stub minimization using duplicate sets of terminals for wirebond assemblies without windows |
US8649820B2 (en) | 2011-11-07 | 2014-02-11 | Blackberry Limited | Universal integrated circuit card apparatus and related methods |
US20130157414A1 (en) * | 2011-12-20 | 2013-06-20 | Nxp B. V. | Stacked-die package and method therefor |
US9536798B2 (en) * | 2012-02-22 | 2017-01-03 | Cyntec Co., Ltd. | Package structure and the method to fabricate thereof |
TW201340798A (en) * | 2012-03-16 | 2013-10-01 | Chipmos Technologies Inc | Multi-chip package |
TWM433634U (en) * | 2012-03-23 | 2012-07-11 | Unimicron Technology Corp | Semiconductor substrate |
US8936199B2 (en) | 2012-04-13 | 2015-01-20 | Blackberry Limited | UICC apparatus and related methods |
USD703208S1 (en) | 2012-04-13 | 2014-04-22 | Blackberry Limited | UICC apparatus |
USD701864S1 (en) | 2012-04-23 | 2014-04-01 | Blackberry Limited | UICC apparatus |
KR20130123723A (en) * | 2012-05-03 | 2013-11-13 | 에스케이하이닉스 주식회사 | Stacked semiconductor package |
ITTO20120623A1 (en) * | 2012-07-13 | 2014-01-14 | St Microelectronics Srl | STACKED ASSEMBLY OF AN INTEGRATED MEMS DEVICE WITH A REDUCED THICKNESS |
KR101935860B1 (en) * | 2012-07-16 | 2019-01-07 | 에스케이하이닉스 주식회사 | Semiconductor chip having improved solidity, semiconductor package using the same, and method of fabricating the semiconductor chip and semiconductor package |
US9478502B2 (en) * | 2012-07-26 | 2016-10-25 | Micron Technology, Inc. | Device identification assignment and total device number detection |
CN108391366B (en) * | 2012-08-15 | 2022-12-30 | 南安市威速电子科技有限公司 | Imaging device |
US20140210019A1 (en) * | 2013-01-30 | 2014-07-31 | Invensense, Inc. | Low-cost package for integrated mems sensors |
US8778704B1 (en) | 2013-02-13 | 2014-07-15 | Freescale Semiconductor, Inc. | Solar powered IC chip |
US8809078B1 (en) * | 2013-02-13 | 2014-08-19 | Freescale Semiconductor, Inc. | Solar powered IC chip |
GB2514547A (en) * | 2013-05-23 | 2014-12-03 | Melexis Technologies Nv | Packaging of semiconductor devices |
KR101999114B1 (en) * | 2013-06-03 | 2019-07-11 | 에스케이하이닉스 주식회사 | semiconductor package |
US9472533B2 (en) * | 2013-11-20 | 2016-10-18 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming wire bondable fan-out EWLB package |
MY171261A (en) | 2014-02-19 | 2019-10-07 | Carsem M Sdn Bhd | Stacked electronic packages |
TWI563598B (en) * | 2014-03-19 | 2016-12-21 | Xintec Inc | Chip package and method thereof |
US9691437B2 (en) | 2014-09-25 | 2017-06-27 | Invensas Corporation | Compact microelectronic assembly having reduced spacing between controller and memory packages |
US9660017B2 (en) * | 2015-01-20 | 2017-05-23 | Mediatek Inc. | Microelectronic package with surface mounted passive element |
JP6560496B2 (en) * | 2015-01-26 | 2019-08-14 | 株式会社ジェイデバイス | Semiconductor device |
US10772186B2 (en) | 2015-01-29 | 2020-09-08 | Hewlett-Packard Development Company, L.P. | Printed circuit board component cover |
US9893058B2 (en) * | 2015-09-17 | 2018-02-13 | Semiconductor Components Industries, Llc | Method of manufacturing a semiconductor device having reduced on-state resistance and structure |
US9484080B1 (en) | 2015-11-09 | 2016-11-01 | Invensas Corporation | High-bandwidth memory application with controlled impedance loading |
US9679613B1 (en) | 2016-05-06 | 2017-06-13 | Invensas Corporation | TFD I/O partition for high-speed, high-density applications |
US20180027344A1 (en) * | 2016-07-19 | 2018-01-25 | John E. Dzarnoski, Jr. | Folded stacked package with embedded die module |
US20190013301A1 (en) * | 2017-07-04 | 2019-01-10 | Intel Corporation | Stacked dies with passive components within facing recesses |
US20190013214A1 (en) * | 2017-07-10 | 2019-01-10 | Powertech Technology Inc. | Package structure and manufacturing method thereof |
JP6755842B2 (en) * | 2017-08-28 | 2020-09-16 | 株式会社東芝 | Semiconductor devices, manufacturing methods for semiconductor devices, and manufacturing methods for semiconductor packages |
US10730743B2 (en) | 2017-11-06 | 2020-08-04 | Analog Devices Global Unlimited Company | Gas sensor packages |
US20200185322A1 (en) * | 2018-12-07 | 2020-06-11 | Texas Instruments Incorporated | Semiconductor device connections with sintered nanoparticles |
US11587839B2 (en) | 2019-06-27 | 2023-02-21 | Analog Devices, Inc. | Device with chemical reaction chamber |
US11804416B2 (en) * | 2020-09-08 | 2023-10-31 | UTAC Headquarters Pte. Ltd. | Semiconductor device and method of forming protective layer around cavity of semiconductor die |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060284312A1 (en) * | 2002-03-04 | 2006-12-21 | Lee Teck K | Flip chip packaging using recessed interposer terminals |
US20070072321A1 (en) * | 2003-09-15 | 2007-03-29 | Rohm And Haas Electronic Materials Llc | Device package and methods for the fabrication and testing thereof |
US20070080360A1 (en) * | 2005-10-06 | 2007-04-12 | Url Mirsky | Microelectronic interconnect substrate and packaging techniques |
US20070096160A1 (en) * | 2001-08-28 | 2007-05-03 | Tessera, Inc. | High frequency chip packages with connecting elements |
Family Cites Families (73)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US619368A (en) * | 1899-02-14 | Rotary pump | ||
US5607833A (en) | 1992-10-14 | 1997-03-04 | Cold Spring Harbor Laboratory | Cell-free assay for compounds which activate or block inactivation of cell proliferation |
US6728113B1 (en) | 1993-06-24 | 2004-04-27 | Polychip, Inc. | Method and apparatus for non-conductively interconnecting integrated circuits |
US5989936A (en) | 1994-07-07 | 1999-11-23 | Tessera, Inc. | Microelectronic assembly fabrication with terminal formation from a conductive layer |
US6429112B1 (en) | 1994-07-07 | 2002-08-06 | Tessera, Inc. | Multi-layer substrates and fabrication processes |
US6228686B1 (en) | 1995-09-18 | 2001-05-08 | Tessera, Inc. | Method of fabricating a microelectronic assembly using sheets with gaps to define lead regions |
US5688716A (en) | 1994-07-07 | 1997-11-18 | Tessera, Inc. | Fan-out semiconductor chip assembly |
US6486003B1 (en) | 1996-12-13 | 2002-11-26 | Tessera, Inc. | Expandable interposer for a microelectronic package and method therefor |
US5706174A (en) | 1994-07-07 | 1998-01-06 | Tessera, Inc. | Compliant microelectrionic mounting device |
US6361959B1 (en) | 1994-07-07 | 2002-03-26 | Tessera, Inc. | Microelectronic unit forming methods and materials |
US6191368B1 (en) | 1995-09-12 | 2001-02-20 | Tessera, Inc. | Flexible, releasable strip leads |
US6117694A (en) | 1994-07-07 | 2000-09-12 | Tessera, Inc. | Flexible lead structures and methods of making same |
US6690186B2 (en) | 1994-07-07 | 2004-02-10 | Tessera, Inc. | Methods and structures for electronic probing arrays |
US6177636B1 (en) | 1994-12-29 | 2001-01-23 | Tessera, Inc. | Connection components with posts |
US5983492A (en) | 1996-11-27 | 1999-11-16 | Tessera, Inc. | Low profile socket for microelectronic components and method for making the same |
US6828668B2 (en) | 1994-07-07 | 2004-12-07 | Tessera, Inc. | Flexible lead structures and methods of making same |
US6541852B2 (en) | 1994-07-07 | 2003-04-01 | Tessera, Inc. | Framed sheets |
US5830782A (en) | 1994-07-07 | 1998-11-03 | Tessera, Inc. | Microelectronic element bonding with deformation of leads in rows |
US20020009827A1 (en) | 1997-08-26 | 2002-01-24 | Masud Beroz | Microelectronic unit forming methods and materials |
US5798286A (en) | 1995-09-22 | 1998-08-25 | Tessera, Inc. | Connecting multiple microelectronic elements with lead deformation |
US6848173B2 (en) | 1994-07-07 | 2005-02-01 | Tessera, Inc. | Microelectric packages having deformed bonded leads and methods therefor |
US6228685B1 (en) | 1994-07-07 | 2001-05-08 | Tessera, Inc. | Framed sheet processing |
US6499216B1 (en) | 1994-07-07 | 2002-12-31 | Tessera, Inc. | Methods and structures for electronic probing arrays |
US5518964A (en) | 1994-07-07 | 1996-05-21 | Tessera, Inc. | Microelectronic mounting with multiple lead deformation and bonding |
US6169328B1 (en) | 1994-09-20 | 2001-01-02 | Tessera, Inc | Semiconductor chip assembly |
US6870272B2 (en) | 1994-09-20 | 2005-03-22 | Tessera, Inc. | Methods of making microelectronic assemblies including compliant interfaces |
US5915170A (en) | 1994-09-20 | 1999-06-22 | Tessera, Inc. | Multiple part compliant interface for packaging of a semiconductor chip and method therefor |
US5659952A (en) | 1994-09-20 | 1997-08-26 | Tessera, Inc. | Method of fabricating compliant interface for semiconductor chip |
US6410008B1 (en) * | 1994-12-12 | 2002-06-25 | Beth Israel Hospital Association | Chimeric IL-10 proteins and uses thereof |
US5608261A (en) * | 1994-12-28 | 1997-03-04 | Intel Corporation | High performance and high capacitance package with improved thermal dissipation |
US6046076A (en) | 1994-12-29 | 2000-04-04 | Tessera, Inc. | Vacuum dispense method for dispensing an encapsulant and machine therefor |
US6826827B1 (en) | 1994-12-29 | 2004-12-07 | Tessera, Inc. | Forming conductive posts by selective removal of conductive material |
EP0956745A1 (en) | 1995-09-18 | 1999-11-17 | Tessera, Inc. | Microelectronic lead structures with dielectric layers |
US6239384B1 (en) | 1995-09-18 | 2001-05-29 | Tessera, Inc. | Microelectric lead structures with plural conductors |
US6687842B1 (en) | 1997-04-02 | 2004-02-03 | Tessera, Inc. | Off-chip signal routing between multiply-connected on-chip electronic elements via external multiconductor transmission line on a dielectric element |
AU6878398A (en) | 1997-04-02 | 1998-10-22 | Tessera, Inc. | Chip with internal signal routing in external element |
US5918112A (en) | 1997-07-24 | 1999-06-29 | Motorola, Inc. | Semiconductor component and method of fabrication |
US6217972B1 (en) | 1997-10-17 | 2001-04-17 | Tessera, Inc. | Enhancements in framed sheet processing |
US6048755A (en) | 1998-11-12 | 2000-04-11 | Micron Technology, Inc. | Method for fabricating BGA package using substrate with patterned solder mask open in die attach area |
US6815251B1 (en) | 1999-02-01 | 2004-11-09 | Micron Technology, Inc. | High density modularity for IC's |
US6175241B1 (en) | 1999-02-19 | 2001-01-16 | Micron Technology, Inc. | Test carrier with decoupling capacitors for testing semiconductor components |
US6549821B1 (en) | 1999-02-26 | 2003-04-15 | Micron Technology, Inc. | Stereolithographic method and apparatus for packaging electronic components and resulting structures |
JP3452502B2 (en) * | 1999-03-08 | 2003-09-29 | 株式会社東海理化電機製作所 | Mold package |
US6310390B1 (en) | 1999-04-08 | 2001-10-30 | Micron Technology, Inc. | BGA package and method of fabrication |
US6331453B1 (en) | 1999-12-16 | 2001-12-18 | Micron Technology, Inc. | Method for fabricating semiconductor packages using mold tooling fixture with flash control cavities |
US6528393B2 (en) * | 2000-06-13 | 2003-03-04 | Advanced Semiconductor Engineering, Inc. | Method of making a semiconductor package by dicing a wafer from the backside surface thereof |
US6507114B2 (en) | 2001-01-30 | 2003-01-14 | Micron Technology, Inc. | BOC semiconductor package including a semiconductor die and a substrate bonded circuit side down to the die |
US6392291B1 (en) | 2001-03-16 | 2002-05-21 | Micron Technology, Inc. | Semiconductor component having selected terminal contacts with multiple electrical paths |
KR100411811B1 (en) | 2001-04-02 | 2003-12-24 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor package |
TW594888B (en) * | 2001-09-05 | 2004-06-21 | Hitachi Ltd | Semiconductor device and manufacturing method thereof and wireless communication device |
US6805228B2 (en) * | 2001-09-10 | 2004-10-19 | Zf Sachs Ag | Clutch lever with variable lever ratio |
US6611052B2 (en) | 2001-11-16 | 2003-08-26 | Micron Technology, Inc. | Wafer level stackable semiconductor package |
KR20030047405A (en) | 2001-12-10 | 2003-06-18 | 삼성전자주식회사 | Multi chip package and manufacturing method thereof |
US7332819B2 (en) | 2002-01-09 | 2008-02-19 | Micron Technology, Inc. | Stacked die in die BGA package |
US7202556B2 (en) | 2001-12-20 | 2007-04-10 | Micron Technology, Inc. | Semiconductor package having substrate with multi-layer metal bumps |
US6791168B1 (en) | 2002-07-10 | 2004-09-14 | Micron Technology, Inc. | Semiconductor package with circuit side polymer layer and wafer level fabrication method |
US6927497B2 (en) | 2002-08-22 | 2005-08-09 | Intel Corporation | Multi-die semiconductor package |
US6891248B2 (en) | 2002-08-23 | 2005-05-10 | Micron Technology, Inc. | Semiconductor component with on board capacitor |
US20040046248A1 (en) | 2002-09-05 | 2004-03-11 | Corning Intellisense Corporation | Microsystem packaging and associated methods |
US6784525B2 (en) | 2002-10-29 | 2004-08-31 | Micron Technology, Inc. | Semiconductor component having multi layered leadframe |
KR20040060124A (en) | 2002-12-30 | 2004-07-06 | 동부전자 주식회사 | Flip-chip ceramic packaging method |
US7105931B2 (en) | 2003-01-07 | 2006-09-12 | Abbas Ismail Attarwala | Electronic package and method |
US6853064B2 (en) | 2003-05-12 | 2005-02-08 | Micron Technology, Inc. | Semiconductor component having stacked, encapsulated dice |
US6903449B2 (en) | 2003-08-01 | 2005-06-07 | Micron Technology, Inc. | Semiconductor component having chip on board leadframe |
US7575955B2 (en) | 2004-01-06 | 2009-08-18 | Ismat Corporation | Method for making electronic packages |
US20050172894A1 (en) | 2004-02-10 | 2005-08-11 | Farnworth Warren M. | Selective deposition system and method for initiating deposition at a defined starting surface |
US7116002B2 (en) | 2004-05-10 | 2006-10-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Overhang support for a stacked semiconductor device, and method of forming thereof |
JP2006294437A (en) * | 2005-04-12 | 2006-10-26 | Matsushita Electric Ind Co Ltd | Socket for package with pad exposed at ic rear face |
KR100665217B1 (en) * | 2005-07-05 | 2007-01-09 | 삼성전기주식회사 | A semiconductor multi-chip package |
TW200707676A (en) | 2005-08-09 | 2007-02-16 | Chipmos Technologies Inc | Thin IC package for improving heat dissipation from chip backside |
CN101286502A (en) * | 2007-04-13 | 2008-10-15 | 鸿富锦精密工业(深圳)有限公司 | Semiconductor encapsulation structure |
US7635914B2 (en) * | 2007-05-17 | 2009-12-22 | Texas Instruments Incorporated | Multi layer low cost cavity substrate fabrication for pop packages |
SG148054A1 (en) | 2007-05-17 | 2008-12-31 | Micron Technology Inc | Semiconductor packages and method for fabricating semiconductor packages with discrete components |
-
2007
- 2007-05-17 SG SG200703559-5A patent/SG148054A1/en unknown
- 2007-06-25 US US11/767,889 patent/US7723831B2/en active Active
-
2008
- 2008-05-10 WO PCT/US2008/063348 patent/WO2008144265A1/en active Application Filing
- 2008-05-14 TW TW097117749A patent/TWI374532B/en active
-
2010
- 2010-04-19 US US12/762,438 patent/US7807502B2/en active Active
- 2010-08-26 US US12/868,880 patent/US7964946B2/en active Active
-
2011
- 2011-05-18 US US13/110,275 patent/US8174105B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070096160A1 (en) * | 2001-08-28 | 2007-05-03 | Tessera, Inc. | High frequency chip packages with connecting elements |
US20060284312A1 (en) * | 2002-03-04 | 2006-12-21 | Lee Teck K | Flip chip packaging using recessed interposer terminals |
US20070072321A1 (en) * | 2003-09-15 | 2007-03-29 | Rohm And Haas Electronic Materials Llc | Device package and methods for the fabrication and testing thereof |
US20070080360A1 (en) * | 2005-10-06 | 2007-04-12 | Url Mirsky | Microelectronic interconnect substrate and packaging techniques |
Also Published As
Publication number | Publication date |
---|---|
TW200908275A (en) | 2009-02-16 |
US20100203677A1 (en) | 2010-08-12 |
US7723831B2 (en) | 2010-05-25 |
US20110215438A1 (en) | 2011-09-08 |
US20080284003A1 (en) | 2008-11-20 |
TWI374532B (en) | 2012-10-11 |
US7964946B2 (en) | 2011-06-21 |
US7807502B2 (en) | 2010-10-05 |
US20110012253A1 (en) | 2011-01-20 |
SG148054A1 (en) | 2008-12-31 |
US8174105B2 (en) | 2012-05-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7723831B2 (en) | Semiconductor package having die with recess and discrete component embedded within the recess | |
US9653427B2 (en) | Integrated circuit package with probe pad structure | |
KR101722264B1 (en) | Integrated circuit devices and semiconductor device package with through-body conductive vias, and methods of making semiconductor device | |
US7425758B2 (en) | Metal core foldover package structures | |
US7271496B2 (en) | Integrated circuit package-in-package system | |
US9553076B2 (en) | Stackable molded microelectronic packages with area array unit connectors | |
KR100511728B1 (en) | Compact semiconductor device capable of mounting a plurality of semiconductor chips with high density and method of manufacturing the same | |
US7344917B2 (en) | Method for packaging a semiconductor device | |
KR101522763B1 (en) | Apparatus and method for a component package | |
US10651050B2 (en) | Semiconductor device packages and structures | |
US20030230801A1 (en) | Semiconductor device assemblies and packages including multiple semiconductor devices and methods | |
KR101026488B1 (en) | Semiconductor package | |
US7829990B1 (en) | Stackable semiconductor package including laminate interposer | |
US20050218518A1 (en) | Semiconductor device assemblies and packages including multiple semiconductor device components | |
US7750465B2 (en) | Packaged integrated circuit | |
US20230275030A1 (en) | Method of fabricating semiconductor structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08769436 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 08769436 Country of ref document: EP Kind code of ref document: A1 |