WO2008097997A1 - Semiconductor module with micro-buffers - Google Patents

Semiconductor module with micro-buffers Download PDF

Info

Publication number
WO2008097997A1
WO2008097997A1 PCT/US2008/053082 US2008053082W WO2008097997A1 WO 2008097997 A1 WO2008097997 A1 WO 2008097997A1 US 2008053082 W US2008053082 W US 2008053082W WO 2008097997 A1 WO2008097997 A1 WO 2008097997A1
Authority
WO
WIPO (PCT)
Prior art keywords
die
substrate
memory die
buffer
memory
Prior art date
Application number
PCT/US2008/053082
Other languages
French (fr)
Inventor
Frank Lambrecht
Original Assignee
Rambus Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rambus Inc. filed Critical Rambus Inc.
Priority to US12/523,029 priority Critical patent/US8143720B2/en
Publication of WO2008097997A1 publication Critical patent/WO2008097997A1/en
Priority to US13/420,341 priority patent/US8378481B2/en
Priority to US13/743,175 priority patent/US8766434B2/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1084—Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/097—Alternating conductors, e.g. alternating different shaped pads, twisted pairs; Alternating components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007—Types of components
    • H05K2201/10159—Memory
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/15—Position of the PCB during processing
    • H05K2203/1572—Processing both sides of a PCB by the same process; Providing a similar arrangement of components on both sides; Making interlayer connections from two sides
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the disclosure herein relates to semiconductor modules. More specifically, the disclosure is directed toward a semiconductor module that includes multiple memory die and at least one buffer die, all mounted on a common substrate.
  • Some conventional memory modules include multiple semiconductor memory die electrically coupled to a buffer die, where the multiple memory die and the buffer die are typically aligned in a linear configuration on a circuit board.
  • This linear configuration results in electrical interconnections of different lengths between the buffer die and each of the memory die. These differences in the lengths of the interconnections may skew the transmission signals to and from the various memory die, i.e., affect the timing or phase of the transmission signals. This skew is particularly problematic for high speed transmission signals.
  • the linear configuration of the memory die and buffer die results in a larger than desired footprint on the circuit board.
  • One method of achieving a smaller footprint while increasing the number of memory die is to stack memory die on top of the buffer die.
  • this method impedes heat dissipation at each memory die and buffer die.
  • a stacked configuration increases the thickness of the module, which is of particular concern in smaller computing systems, such as laptop and notebook computers.
  • Figure IA is a top view of a semiconductor module according to an embodiment described herein;
  • Figure IB is a side view of a first side of the semiconductor module shown in
  • Figure IA is a side view of a second side of the semiconductor module shown in
  • Figure ID is a detailed view of a portion of the second side of the semiconductor module shown in Figure 1C;
  • Figure 2A is a side view of a first side of a semiconductor module according to another embodiment
  • Figure 2B is a side view of a second side of the semiconductor module shown in
  • Figure 2C is a detailed view of a portion of the second side of the semiconductor module shown in Figure 2B;
  • Figure 3 A is a top view of a semiconductor module according to yet another embodiment
  • Figure 3B is a side view of a first side of the semiconductor module shown in
  • Figure 3C is a side view of a second side of the semiconductor module shown in
  • Figure 4 is a side view of an alternate layout of a semiconductor module according to one other embodiment.
  • Some of the exemplary embodiments described below address the problems discussed in the background section above by providing memory die and buffer die mounted on both sides of a substrate, where at least the high speed interconnections between each memory die and its corresponding buffer die have substantially the same lengths.
  • the memory die and buffer die are distributed to maximize cooling without the need for long interconnections.
  • the semiconductor module includes a substrate having opposing first and second substantially planar sides.
  • the module also includes multiple memory die mechanically coupled to the first side of the substrate, and multiple buffer die mechanically coupled to the second side of the substrate. Each of the buffer die is disposed opposite and electrically coupled to a respective one of the memory die.
  • the semiconductor module includes a substrate having opposing first and second substantially planar sides.
  • the module also includes multiple memory die mechanically coupled to the first side of the substrate and disposed substantially in a row, and an elongate buffer die mechanically coupled to the first side of the substrate adjacent to and electrically connected to each of the memory die in the row.
  • the semiconductor module includes a substrate having opposing first and second substantially planar sides.
  • the module also includes one or more memory die mechanically coupled to each of the first and second sides of the substrate.
  • the module includes a buffer die mechanically coupled to the first side of the substrate and electrically connected to all of the memory die.
  • the semiconductor module may also comprise a substrate having opposing first and second substantially planar sides, multiple memory die mechanically coupled to the first side of the substrate, and at least one buffer die mechanically coupled to the first side of the substrate and electrically connected to the memory die.
  • the memory die are equidistant from the buffer die.
  • Figure IA is a top view of a memory module 100, such as, without limitation, a Singe Inline Memory Module (SIMM), a Dual Inline Memory Module (DIMM), or a Registered DIMM.
  • the module 100 includes a substrate 101 having a first side 101a and a second side 101b. The first side 101a and second side 101b are opposite to one another and are substantially planar.
  • the substrate 101 may be a circuit board, e.g., a printed circuit board, a printed wire board, a board mounting a flexible printed circuit tape, or the like.
  • a first row of memory die 102a-102e is mechanically coupled to the first side 101a of the substrate 101.
  • the memory die 102a-102e define a first rank of memory devices.
  • a second row of memory die 102f-102j is mechanically coupled to the second side 101b of substrate 101, and, in some embodiments, defines a second rank of memory devices. While ten memory die 102a-102j are shown for illustrative purposes, any number of memory die may be used.
  • the memory die 102a-102j may be semiconductor memory devices, such as, without limitation, dynamic random access memory (DRAM) in the form of synchronous DRAM (SDRAM), double data rate SDRAM (DDR), DDR2, DDRn, graphics memory such as graphics DDR (GDDR), GDDR2, GDDRn, Rambus DRAM (RDRAM), or flash memory such as NOR, burst NOR, synchronous NOR, or NAND.
  • DRAM dynamic random access memory
  • SDRAM synchronous DRAM
  • DDR double data rate SDRAM
  • DDR2 DDRn graphics memory
  • graphics memory such as graphics DDR (GDDR), GDDR2, GDDRn, Rambus DRAM (RDRAM)
  • flash memory such as NOR, burst NOR, synchronous NOR, or NAND.
  • the semiconductor module 100 further includes a first row of buffer die 103a-103e mechanically coupled to the second side 101b of the substrate 101, and a second row of buffer die 103f-103j mechanically coupled to the first side 101
  • the number of buffer die 103a-103j may be equal to the number of memory die 102a-102j.
  • the buffer die 103f-103j are disposed on the first side 101a of the substrate 101 in an alternating pattern with the memory die 102a-102e.
  • the buffer die 103a-103e may be disposed on the second side 101b of the substrate 101 in an alternating pattern with the memory die 102f-102j.
  • This arrangement is configured such that each memory die is electrically coupled to a corresponding buffer die disposed on the opposite side of the substrate 101.
  • each buffer die is disposed as close as possible to the center of the corresponding memory die on the opposite side of the substrate. This arrangement is further illustrated in Figures IB and 1C.
  • buffer die 103a-103e are electrically coupled to memory die 102a-102e, respectively, and buffer die 103f-103j are electrically coupled to memory die 102f-102j, respectively.
  • each memory die is electrically coupled to at least one buffer die disposed on the opposite side of the substrate to the memory die.
  • each buffer die 103a-103j is disposed opposite the memory die 102a-102j to which it is electrically coupled, i.e., each memory die is electrically coupled to a single buffer die disposed closest to that memory die on the opposite side of the substrate 101 to the memory die. This is further explained with reference to Figure ID.
  • Figure ID illustrates a portion of the substrate 101 with a representative memory die 102a and buffer die 103a.
  • Figure ID shows a single memory die/buffer die pair for illustrative purposes only.
  • the memory die 102a is disposed on the opposite side of the substrate 101 to the buffer die 103a, and, therefore, is shown in broken lines.
  • the memory die 102a is mechanically coupled to the first side 101a of the substrate 101.
  • the buffer die 103 a is mechanically coupled to the second side 101b of the substrate 101 opposite the memory die 102a.
  • the buffer die 103a and the memory die 102a are aligned vertically (along the Y-axis) and horizontally (along the X-axis), i.e., their centers are colinear. In other embodiments, as shown, the buffer die 103 a may be offset from the center of the memory die 102a to more efficiently arrange the memory die and buffer die on each side of the substrate 101. In some embodiments, the buffer die 103a is electrically coupled to the memory die 102a through interconnections 104 and vias that extend through the substrate 101. [0029] The buffer die 103 a and the memory die 102a may each have multiple input/output connectors 105 and 106, respectively.
  • These connectors 105 and 106 may be pads, pins, or the like. At least some of the buffer die connectors 105 are electrically connected to at least some of the memory die connectors 106 through the interconnections 104 to provide communication between the buffer die 103a and the memory die 102a.
  • the interconnections 104 include wire bonds, as shown, using wire made of gold, aluminum, copper, or any other suitable electrically conductive material bonded to the connectors 105 and 106, such as by ball bonding, wedge bonding, or the like.
  • the wire bonds may be disposed over the top of the buffer die 103a, as shown, while in some embodiments, the wire bonds may connect underneath the buffer die 103a, i.e., between the buffer die 103a and the substrate 101.
  • the interconnections 104 include electrically conductive signal traces ("traces," not shown) on the surface of the substrate and/or electrically conductive vias (not shown).
  • the traces may be disposed parallel to the planar sides of the substrate 101, such as on the surface of the substrate 101 or within the one or more layers of the substrate 101.
  • the traces may be formed using photolithography, laser etching, or other methods.
  • the traces may be composed of various electrically conductive materials, such as copper or the like.
  • the vias may be disposed through the substrate 101 , i.e., substantially perpendicular to the planar surfaces of the substrate 101. Each via forms an electrically conductive connection path through the substrate 101, and generally includes a central, or "drill" portion, an upper pad, and a lower pad.
  • the vias may be formed using a number of techniques, such as mechanical drilling, laser drilling, or photolithographic techniques. After via holes have been formed in the substrate, one or more electrically conductive materials, such as copper or the like, are deposited into the holes. The electrically conductive material may fill the holes completely, or it may only line the via holes, leaving a hollow space in the electrically conductive material.
  • the hollow space within the vias may be filled with various dielectric materials, or it may remain hollow.
  • the electrically conductive material may be applied or deposited in the via holes using a number of different techniques, including plating or paste filling.
  • the vias may be directly coupled to the connectors 105, 106, or may be coupled to the connectors 105, 106 through interconnections, such as wires or traces (not shown).
  • the interconnections 104 may be designed such that their electrical characteristics are all substantially the same. For example, the inductance and impedance of each interconnection may be selected to be similar by selecting the appropriate lengths, material, and thickness of the traces (not shown) or wire bonds. The same or different materials may also be selected to ensure that the interconnections have the same or similar inductance and impedance. Also, the width or diameter of the vias may be selected to ensure impedance and inductance matching.
  • the lengths of the interconnections 104 are between approximately 0.5-2mm, and in some embodiments, approximately lmm. Since the substrate 101 may have a substantially uniform thickness and the buffer die 103 a may be substantially collinear with the memory die 102a, the wire bonds and/or vias (not shown) may be selected to have substantially the same characteristics, like size, shape, lengths, and other electrical characteristics. This avoids problems such as impedance mismatch and skew, thereby providing excellent signal integrity. This signal integrity is particularly important for highspeed signal paths that are more susceptible to skew.
  • the buffer die 103a is generally smaller than the memory die 102a, interconnection lengths as small as lmm may not be possible for every pin 106. Therefore, in some embodiments, the buffer die 103a is disposed near those connectors 106 that utilize high-speed signals, compared to the remainder of the connectors 106. For example, the buffer die 103a may be disposed opposite data connectors 106, while command connectors 106 are disposed farther away from the buffer die 103a. Interconnection lengths 104 can thus be optimized at the higher-speed connectors 106, where skew and impedance mismatching should especially be avoided.
  • a second exemplary embodiment of the present invention provides a memory module 200 including a substrate 201 having a first side 201a and a second side 201b.
  • the first side 201a includes a plurality of memory die 202a-202d and a single elongate buffer die 203a.
  • the second side 201b includes a plurality of memory die 202e-202h and a single elongate buffer die 203 b.
  • the substrate 201 and memory die 202a-202d are the same as those described above in relation to Figures 1 A-ID. Again, while eight memory die 202a-202h are shown for illustrative purposes, it should be appreciated that any number of memory die may be used subject to space limitations on the substrate.
  • each of the buffer die 203a and 203b is a single elongate buffer die, disposed adjacent multiple memory die 202a-202d or 202e-202h and electrically connected to each memory die 202a-202d or 202e-202h with interconnections 204 ( Figure 2C).
  • interconnections 204 electrically couple connectors 205 of buffer die 203 to connectors 206 of memory die 202e.
  • the interconnections 204 include wire bonds, vias, and/or traces as described above.
  • a single buffer die 203a or 203b is used for multiple memory die 202a-202d or 202e-202h.
  • the buffer die 203b is disposed nearer those of the memory die connectors 206 that communicate high-speed signals, as described above.
  • high-speed connectors 206 such as data pins may be disposed near the bottom of the memory die 202e in Figure 2C
  • lower-speed pins such as command pins may be disposed nearer the top of the memory die 202e in Figure 2C, or otherwise away from the buffer die 203b.
  • a memory module 300 (400 in Figure 4) includes a plurality of memory die 302a-302d (402a-402d in Figure 4) disposed about a single buffer die 303 (403 in Figure 4). These plurality of memory die 302a-302d (402a-402d in Figure 4) are also electrically connected to the buffer die 303 (403 in Figure 4).
  • the substrates 301, 401 and memory die 302a-302d, 402a-402d are similar as those described above in relation to Figures 1 A-ID. Again, while four memory die 302a-302d, 402a-402d are shown for illustrative purposes, it should be appreciated that any number of memory die may be used subject to space limitations on the substrate. [0043] In some embodiments, a single buffer die 303, disposed on a first side 301a of the substrate 301, is electrically connected to the multiple memory die 302a-302d disposed on both sides 301a, 301b of the substrate 301 by means of interconnections 304 connecting buffer die connectors 305 to memory die connectors 306.
  • the interconnections 304 include wire bonds, vias, and/or traces as described above. In some embodiments, the interconnections 304 may be designed to have substantially identical lengths or any other desired electrical characteristics, as described above. [0044] In some embodiments, the thickness of the substrate 301 may be factored into the design to ensure similar lengths of the interconnections 304, while in other embodiments, it may be deemed as negligible.
  • Figures 3 B and 3 C illustrate an embodiment where the portions of the lengths of all of the interconnections are the same or similar to each memory die 302a-302d.
  • the buffer die 303 is disposed nearer those of the memory die connectors 306 that communicate high-speed signals, as described above; i.e., in the illustrated embodiment, high-speed connectors 306, such as data pins, may be disposed on the right sides of memory die 302a and 302c and on the left sides of memory die 302b and 302d, as shown in Figures 3A-3C, while lower-speed pins, such as command pins, may be disposed on the left sides of memory die 302a and 302c and on the right sides of memory die 302b and 302d, or otherwise away from the buffer die 303.
  • high-speed connectors 306 such as data pins
  • lower-speed pins such as command pins
  • multiple memory die 402a-402d and a buffer die 403 may be disposed on a single surface 401a of a substrate 401.
  • Connectors 405 and 406 may be electrically connected to one another though interconnections 404.
  • the interconnections 404 include wire bonds, vias, and/or traces as described above.
  • the interconnections 404 may be designed to have substantially identical lengths or any other desired electrical characteristics, as described above.
  • the memory die connectors 406 that utilize high-speed signals, such as data pins, may be centrally situated, i.e., in the illustrated embodiment, at the right of memory die 402a, 402c, and the left of memory die 402b, 402d, while lower-speed connectors 406 such as command pins may be disposed away from these central edges or otherwise further away from the buffer die 403.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Dram (AREA)

Abstract

The semiconductor module includes a plurality of memory die on a first side of a substrate and a plurality of buffer die on a second side of the substrate. Each of the memory die is disposed opposite and electrically coupled to one of the buffer die.

Description

SEMICONDUCTOR MODULE WITH MICRO-BUFFERS
BACKGROUND
[0001] The disclosure herein relates to semiconductor modules. More specifically, the disclosure is directed toward a semiconductor module that includes multiple memory die and at least one buffer die, all mounted on a common substrate.
[0002] Some conventional memory modules include multiple semiconductor memory die electrically coupled to a buffer die, where the multiple memory die and the buffer die are typically aligned in a linear configuration on a circuit board. This linear configuration, however, results in electrical interconnections of different lengths between the buffer die and each of the memory die. These differences in the lengths of the interconnections may skew the transmission signals to and from the various memory die, i.e., affect the timing or phase of the transmission signals. This skew is particularly problematic for high speed transmission signals. In addition, the linear configuration of the memory die and buffer die results in a larger than desired footprint on the circuit board.
[0003] One method of achieving a smaller footprint while increasing the number of memory die is to stack memory die on top of the buffer die. However, this method impedes heat dissipation at each memory die and buffer die. Still further, a stacked configuration increases the thickness of the module, which is of particular concern in smaller computing systems, such as laptop and notebook computers.
[0004] As such, it would be highly desirable to provide a semiconductor module that includes buffered signal transmission to multiple memory die, while addressing the aforementioned drawbacks of conventional modules.
BRIEF DESCRIPTION OF THE DRAWINGS
[0005] For a better understanding of the disclosure herein, reference should be made to the following detailed description taken in conjunction with the accompanying drawings, in which:
[0006] Figure IA is a top view of a semiconductor module according to an embodiment described herein;
[0007] Figure IB is a side view of a first side of the semiconductor module shown in
Figure IA; [0008] Figure 1C is a side view of a second side of the semiconductor module shown in
Figure IA;
[0009] Figure ID is a detailed view of a portion of the second side of the semiconductor module shown in Figure 1C;
[0010] Figure 2A is a side view of a first side of a semiconductor module according to another embodiment;
[0011] Figure 2B is a side view of a second side of the semiconductor module shown in
Figure 2A;
[0012] Figure 2C is a detailed view of a portion of the second side of the semiconductor module shown in Figure 2B;
[0013] Figure 3 A is a top view of a semiconductor module according to yet another embodiment;
[0014] Figure 3B is a side view of a first side of the semiconductor module shown in
Figure 3A;
[0015] Figure 3C is a side view of a second side of the semiconductor module shown in
Figure 3A; and
[0016] Figure 4 is a side view of an alternate layout of a semiconductor module according to one other embodiment.
[0017] Like reference numerals refer to the same or similar components throughout the several views of the drawings.
DETAILED DESCRIPTION OF THE EMBODIMENTS
[0018] Some of the exemplary embodiments described below address the problems discussed in the background section above by providing memory die and buffer die mounted on both sides of a substrate, where at least the high speed interconnections between each memory die and its corresponding buffer die have substantially the same lengths. In some embodiments, the memory die and buffer die are distributed to maximize cooling without the need for long interconnections.
[0019] In some embodiments, the semiconductor module includes a substrate having opposing first and second substantially planar sides. The module also includes multiple memory die mechanically coupled to the first side of the substrate, and multiple buffer die mechanically coupled to the second side of the substrate. Each of the buffer die is disposed opposite and electrically coupled to a respective one of the memory die. [0020] In other embodiments, the semiconductor module includes a substrate having opposing first and second substantially planar sides. The module also includes multiple memory die mechanically coupled to the first side of the substrate and disposed substantially in a row, and an elongate buffer die mechanically coupled to the first side of the substrate adjacent to and electrically connected to each of the memory die in the row. [0021] In other embodiments, the semiconductor module includes a substrate having opposing first and second substantially planar sides. The module also includes one or more memory die mechanically coupled to each of the first and second sides of the substrate. In addition, the module includes a buffer die mechanically coupled to the first side of the substrate and electrically connected to all of the memory die.
[0022] The semiconductor module may also comprise a substrate having opposing first and second substantially planar sides, multiple memory die mechanically coupled to the first side of the substrate, and at least one buffer die mechanically coupled to the first side of the substrate and electrically connected to the memory die. In these embodiments, the memory die are equidistant from the buffer die.
[0023] Figure IA is a top view of a memory module 100, such as, without limitation, a Singe Inline Memory Module (SIMM), a Dual Inline Memory Module (DIMM), or a Registered DIMM. The module 100 includes a substrate 101 having a first side 101a and a second side 101b. The first side 101a and second side 101b are opposite to one another and are substantially planar. The substrate 101 may be a circuit board, e.g., a printed circuit board, a printed wire board, a board mounting a flexible printed circuit tape, or the like. [0024] In some embodiments, such as, for example, for dual rank applications, a first row of memory die 102a-102e is mechanically coupled to the first side 101a of the substrate 101. In some embodiments, the memory die 102a-102e define a first rank of memory devices. In some embodiments, a second row of memory die 102f-102j is mechanically coupled to the second side 101b of substrate 101, and, in some embodiments, defines a second rank of memory devices. While ten memory die 102a-102j are shown for illustrative purposes, any number of memory die may be used. The memory die 102a-102j may be semiconductor memory devices, such as, without limitation, dynamic random access memory (DRAM) in the form of synchronous DRAM (SDRAM), double data rate SDRAM (DDR), DDR2, DDRn, graphics memory such as graphics DDR (GDDR), GDDR2, GDDRn, Rambus DRAM (RDRAM), or flash memory such as NOR, burst NOR, synchronous NOR, or NAND. [0025] In some embodiments, the semiconductor module 100 further includes a first row of buffer die 103a-103e mechanically coupled to the second side 101b of the substrate 101, and a second row of buffer die 103f-103j mechanically coupled to the first side 101a of the substrate 101. The number of buffer die 103a-103j may be equal to the number of memory die 102a-102j. Also in some embodiments, the buffer die 103f-103j are disposed on the first side 101a of the substrate 101 in an alternating pattern with the memory die 102a-102e. Similarly, the buffer die 103a-103e may be disposed on the second side 101b of the substrate 101 in an alternating pattern with the memory die 102f-102j. This arrangement is configured such that each memory die is electrically coupled to a corresponding buffer die disposed on the opposite side of the substrate 101. In some embodiments, each buffer die is disposed as close as possible to the center of the corresponding memory die on the opposite side of the substrate. This arrangement is further illustrated in Figures IB and 1C. [0026] In some embodiments, buffer die 103a-103e are electrically coupled to memory die 102a-102e, respectively, and buffer die 103f-103j are electrically coupled to memory die 102f-102j, respectively. In some embodiments, each memory die is electrically coupled to at least one buffer die disposed on the opposite side of the substrate to the memory die. [0027] In some embodiments, referring again to Figure IA, each buffer die 103a-103j is disposed opposite the memory die 102a-102j to which it is electrically coupled, i.e., each memory die is electrically coupled to a single buffer die disposed closest to that memory die on the opposite side of the substrate 101 to the memory die. This is further explained with reference to Figure ID.
[0028] Figure ID illustrates a portion of the substrate 101 with a representative memory die 102a and buffer die 103a. Figure ID shows a single memory die/buffer die pair for illustrative purposes only. The memory die 102a is disposed on the opposite side of the substrate 101 to the buffer die 103a, and, therefore, is shown in broken lines. In some embodiments, as described above, the memory die 102a is mechanically coupled to the first side 101a of the substrate 101. hi some embodiments, the buffer die 103 a is mechanically coupled to the second side 101b of the substrate 101 opposite the memory die 102a. In some embodiments the buffer die 103a and the memory die 102a are aligned vertically (along the Y-axis) and horizontally (along the X-axis), i.e., their centers are colinear. In other embodiments, as shown, the buffer die 103 a may be offset from the center of the memory die 102a to more efficiently arrange the memory die and buffer die on each side of the substrate 101. In some embodiments, the buffer die 103a is electrically coupled to the memory die 102a through interconnections 104 and vias that extend through the substrate 101. [0029] The buffer die 103 a and the memory die 102a may each have multiple input/output connectors 105 and 106, respectively. These connectors 105 and 106 may be pads, pins, or the like. At least some of the buffer die connectors 105 are electrically connected to at least some of the memory die connectors 106 through the interconnections 104 to provide communication between the buffer die 103a and the memory die 102a. [0030] In some embodiments, the interconnections 104 include wire bonds, as shown, using wire made of gold, aluminum, copper, or any other suitable electrically conductive material bonded to the connectors 105 and 106, such as by ball bonding, wedge bonding, or the like. In some embodiments, the wire bonds may be disposed over the top of the buffer die 103a, as shown, while in some embodiments, the wire bonds may connect underneath the buffer die 103a, i.e., between the buffer die 103a and the substrate 101. [0031] In some embodiments, the interconnections 104 include electrically conductive signal traces ("traces," not shown) on the surface of the substrate and/or electrically conductive vias (not shown). The traces may be disposed parallel to the planar sides of the substrate 101, such as on the surface of the substrate 101 or within the one or more layers of the substrate 101. The traces may be formed using photolithography, laser etching, or other methods. The traces may be composed of various electrically conductive materials, such as copper or the like.
[0032] The vias may be disposed through the substrate 101 , i.e., substantially perpendicular to the planar surfaces of the substrate 101. Each via forms an electrically conductive connection path through the substrate 101, and generally includes a central, or "drill" portion, an upper pad, and a lower pad. The vias may be formed using a number of techniques, such as mechanical drilling, laser drilling, or photolithographic techniques. After via holes have been formed in the substrate, one or more electrically conductive materials, such as copper or the like, are deposited into the holes. The electrically conductive material may fill the holes completely, or it may only line the via holes, leaving a hollow space in the electrically conductive material. In the case where the electrically conductive material only lines the via holes, the hollow space within the vias may be filled with various dielectric materials, or it may remain hollow. The electrically conductive material may be applied or deposited in the via holes using a number of different techniques, including plating or paste filling. The vias may be directly coupled to the connectors 105, 106, or may be coupled to the connectors 105, 106 through interconnections, such as wires or traces (not shown). [0033] The interconnections 104 may be designed such that their electrical characteristics are all substantially the same. For example, the inductance and impedance of each interconnection may be selected to be similar by selecting the appropriate lengths, material, and thickness of the traces (not shown) or wire bonds. The same or different materials may also be selected to ensure that the interconnections have the same or similar inductance and impedance. Also, the width or diameter of the vias may be selected to ensure impedance and inductance matching.
[0034] In some embodiments, the lengths of the interconnections 104 are between approximately 0.5-2mm, and in some embodiments, approximately lmm. Since the substrate 101 may have a substantially uniform thickness and the buffer die 103 a may be substantially collinear with the memory die 102a, the wire bonds and/or vias (not shown) may be selected to have substantially the same characteristics, like size, shape, lengths, and other electrical characteristics. This avoids problems such as impedance mismatch and skew, thereby providing excellent signal integrity. This signal integrity is particularly important for highspeed signal paths that are more susceptible to skew.
[0035] Since, as seen in Figures 1 A-ID, the buffer die 103a is generally smaller than the memory die 102a, interconnection lengths as small as lmm may not be possible for every pin 106. Therefore, in some embodiments, the buffer die 103a is disposed near those connectors 106 that utilize high-speed signals, compared to the remainder of the connectors 106. For example, the buffer die 103a may be disposed opposite data connectors 106, while command connectors 106 are disposed farther away from the buffer die 103a. Interconnection lengths 104 can thus be optimized at the higher-speed connectors 106, where skew and impedance mismatching should especially be avoided.
[0036] While lengths of the interconnections 104 are of particular concern, length and other characteristics can be adjusted to "tune" for other desired electrical characteristics such as impedance and inductance. For example, long interconnections 104 can be provided even for those of connectors 105, 106 that are near each other by providing interconnections 104 that are not linear, such as by providing arced, spiral, or otherwise non-linear wire bonds, traces, etc. In addition, thickness, material, and other characteristics of the interconnections 104 can be selected to provide any desired electrical characteristics. [0037] A second exemplary embodiment of the present invention, as seen in Figures 2A- 2C, provides a memory module 200 including a substrate 201 having a first side 201a and a second side 201b. In some embodiments, the first side 201a includes a plurality of memory die 202a-202d and a single elongate buffer die 203a. In some embodiments, the second side 201b includes a plurality of memory die 202e-202h and a single elongate buffer die 203 b. [0038] The substrate 201 and memory die 202a-202d are the same as those described above in relation to Figures 1 A-ID. Again, while eight memory die 202a-202h are shown for illustrative purposes, it should be appreciated that any number of memory die may be used subject to space limitations on the substrate.
[0039] In some embodiments, each of the buffer die 203a and 203b is a single elongate buffer die, disposed adjacent multiple memory die 202a-202d or 202e-202h and electrically connected to each memory die 202a-202d or 202e-202h with interconnections 204 (Figure 2C). In some embodiments, interconnections 204 electrically couple connectors 205 of buffer die 203 to connectors 206 of memory die 202e. In some embodiments, the interconnections 204 include wire bonds, vias, and/or traces as described above. In these embodiments, a single buffer die 203a or 203b is used for multiple memory die 202a-202d or 202e-202h. The interconnections 204 may be designed to have substantially identical lengths or any other desired electrical characteristics, as described above. [0040] Referring to Figure 2C, in some embodiments, the buffer die 203b is disposed nearer those of the memory die connectors 206 that communicate high-speed signals, as described above. For example, in the illustrated embodiment, high-speed connectors 206 such as data pins may be disposed near the bottom of the memory die 202e in Figure 2C, while lower-speed pins such as command pins may be disposed nearer the top of the memory die 202e in Figure 2C, or otherwise away from the buffer die 203b. [0041] In a third exemplary embodiment, as shown in Figures 3A-3C and 4, a memory module 300 (400 in Figure 4) includes a plurality of memory die 302a-302d (402a-402d in Figure 4) disposed about a single buffer die 303 (403 in Figure 4). These plurality of memory die 302a-302d (402a-402d in Figure 4) are also electrically connected to the buffer die 303 (403 in Figure 4).
[0042] The substrates 301, 401 and memory die 302a-302d, 402a-402d are similar as those described above in relation to Figures 1 A-ID. Again, while four memory die 302a-302d, 402a-402d are shown for illustrative purposes, it should be appreciated that any number of memory die may be used subject to space limitations on the substrate. [0043] In some embodiments, a single buffer die 303, disposed on a first side 301a of the substrate 301, is electrically connected to the multiple memory die 302a-302d disposed on both sides 301a, 301b of the substrate 301 by means of interconnections 304 connecting buffer die connectors 305 to memory die connectors 306. In some embodiments, the interconnections 304 include wire bonds, vias, and/or traces as described above. In some embodiments, the interconnections 304 may be designed to have substantially identical lengths or any other desired electrical characteristics, as described above. [0044] In some embodiments, the thickness of the substrate 301 may be factored into the design to ensure similar lengths of the interconnections 304, while in other embodiments, it may be deemed as negligible. Figures 3 B and 3 C illustrate an embodiment where the portions of the lengths of all of the interconnections are the same or similar to each memory die 302a-302d.
[0045] In some embodiments, the buffer die 303 is disposed nearer those of the memory die connectors 306 that communicate high-speed signals, as described above; i.e., in the illustrated embodiment, high-speed connectors 306, such as data pins, may be disposed on the right sides of memory die 302a and 302c and on the left sides of memory die 302b and 302d, as shown in Figures 3A-3C, while lower-speed pins, such as command pins, may be disposed on the left sides of memory die 302a and 302c and on the right sides of memory die 302b and 302d, or otherwise away from the buffer die 303.
[0046] In an alternate layout, as shown in Figure 4, multiple memory die 402a-402d and a buffer die 403 may be disposed on a single surface 401a of a substrate 401. Connectors 405 and 406 may be electrically connected to one another though interconnections 404. In some embodiments, the interconnections 404 include wire bonds, vias, and/or traces as described above. In some embodiments, the interconnections 404 may be designed to have substantially identical lengths or any other desired electrical characteristics, as described above. The memory die connectors 406 that utilize high-speed signals, such as data pins, may be centrally situated, i.e., in the illustrated embodiment, at the right of memory die 402a, 402c, and the left of memory die 402b, 402d, while lower-speed connectors 406 such as command pins may be disposed away from these central edges or otherwise further away from the buffer die 403.
[0047] The preceding description sets forth various implementations and embodiments. The implementations and embodiments described incorporate various elements and/or operations recited in the appended claims. The implementations and embodiments are described with specificity in order to meet statutory requirements. However, the description itself is not intended to limit the scope of this patent. Rather, the inventors have contemplated that the claimed invention might also be implemented in other ways, to include different elements and/or operations or combinations of elements and/or operations similar to the ones described in this document, in conjunction with other present or future technologies.

Claims

What is claimed is:
1. A semiconductor module comprising: a substrate having first and second sides; a number of memory die mechanically coupled to the first side of the substrate; and an equal number of buffer die mechanically coupled to the second side of the substrate, wherein each of the memory die is disposed substantially opposite, and electrically coupled, to one of the buffer die.
2. The module of claim 1, wherein the substrate is substantially planar.
3. The module of claim 1, wherein each memory die is electrically coupled to a different one of the buffer die.
4. The module of claim 1, further comprising: a plurality of memory die mechanically coupled to the second side of the substrate; and a plurality of buffer die mechanically coupled to the first side of the substrate, wherein each of the memory die disposed on the second side is disposed substantially opposite and electrically coupled to a respective one of the buffer die disposed on the first side.
5. The module of claim 4, wherein each of the memory die is electrically coupled to a different one of the buffer die.
6. The module of claim 4, further comprising an equal number of memory die and buffer die on each side of the substrate.
7. The module of claim 4, wherein each side of the substrate comprises alternating memory die and buffer die arranged in a row.
8. The module of claim 4, wherein each memory die is coupled to a respective opposing buffer die through at least one via through the substrate.
9. The module of claim 4, wherein the memory die on the first side of the substrate define a first rank of memory die and the memory die on the second side of the substrate define a second rank of memory die.
10. The module of claim 1, further comprising a plurality of electrical connections between each buffer die and its corresponding memory die, wherein at least two of the electrical connections have substantially identical lengths.
11. The module of claim 10, wherein the lengths are approximately 0.5-2mm.
12. The module of claim 1 , further comprising a plurality of electrical connections between each buffer die and its corresponding memory die, wherein electrical connections that communicate high-speed signals have substantially identical lengths.
13. The module of claim 1 , wherein each of the buffer die is a micro-buffer.
14. The module of claim 1, wherein each of the memory die is a DRAM.
15. A semiconductor module comprising: a substrate having opposing first and second sides; a number of memory die mechanically coupled to the first and second sides of the substrate; and an equal number of buffer die mechanically coupled to the first and second sides of the substrate, wherein the memory die and the buffer die are alternatingly disposed substantially linearly on each of the first and second sides of the substrate, and wherein each of the buffer die is disposed opposite a corresponding memory die to which it is electrically coupled.
16. A semiconductor module comprising: a substrate having first and second sides; a plurality of memory die mechanically coupled to the first side of the substrate and disposed substantially in a row; and a buffer die mechanically coupled to the first side of the substrate adjacent the row, wherein the buffer die has a length substantially the same as a length of the row, and wherein the buffer die is electrically connected to the memory die through interconnections some of which are of the same length.
17. A semiconductor module comprising: a substrate having first and second sides; at least one first memory die mechanically coupled to the first side of the substrate; at least one second memory die mechanically coupled to the second side of the substrate; and a buffer die mechanically coupled to the first side of the substrate and electrically connected to the first and second memory die through interconnections of substantially the same length.
18. A semiconductor module comprising: a substrate having first and second sides; a plurality of memory die mechanically coupled to the first side of the substrate; and at least one buffer die mechanically coupled to the first side of the substrate and electrically connected to the memory die, wherein the memory die are substantially equidistant from the buffer die.
19. A method of packaging a plurality of memory die, comprising: mounting a number of memory die to a first side of a substrate; mounting an equal number of buffer die to a second side of the substrate such that each of the memory die is disposed substantially opposite to one of the buffer die; and electrically coupling each of the memory die to the buffer die that is disposed opposite the memory die.
PCT/US2008/053082 2007-02-06 2008-02-05 Semiconductor module with micro-buffers WO2008097997A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US12/523,029 US8143720B2 (en) 2007-02-06 2008-02-05 Semiconductor module with micro-buffers
US13/420,341 US8378481B2 (en) 2007-02-06 2012-03-14 Semiconductor module with micro-buffers
US13/743,175 US8766434B2 (en) 2007-02-06 2013-01-16 Semiconductor module with micro-buffers

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US88848907P 2007-02-06 2007-02-06
US60/888,489 2007-02-06

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US12/523,029 A-371-Of-International US8143720B2 (en) 2007-02-06 2008-02-05 Semiconductor module with micro-buffers
US13/420,341 Continuation US8378481B2 (en) 2007-02-06 2012-03-14 Semiconductor module with micro-buffers

Publications (1)

Publication Number Publication Date
WO2008097997A1 true WO2008097997A1 (en) 2008-08-14

Family

ID=39496163

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2008/053082 WO2008097997A1 (en) 2007-02-06 2008-02-05 Semiconductor module with micro-buffers

Country Status (2)

Country Link
US (3) US8143720B2 (en)
WO (1) WO2008097997A1 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010282511A (en) * 2009-06-05 2010-12-16 Elpida Memory Inc Memory module and memory system including the same
JP2012203807A (en) * 2011-03-28 2012-10-22 Elpida Memory Inc Memory module
US9078380B2 (en) * 2012-10-19 2015-07-07 Nvidia Corporation MOSFET stack package
US9888283B2 (en) 2013-03-13 2018-02-06 Nagrastar Llc Systems and methods for performing transport I/O
USD758372S1 (en) * 2013-03-13 2016-06-07 Nagrastar Llc Smart card interface
USD864968S1 (en) 2015-04-30 2019-10-29 Echostar Technologies L.L.C. Smart card interface
KR102497239B1 (en) * 2015-12-17 2023-02-08 삼성전자주식회사 Semiconductor modules having high speed characteristics
WO2020117481A1 (en) 2018-12-04 2020-06-11 Rambus Inc. Off-module data buffer

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2422963A (en) * 2005-02-02 2006-08-09 Samsung Electronics Co Ltd Printed wire arrangement for inline memory module
US20060255459A1 (en) * 2005-05-11 2006-11-16 Simon Muff Stacked semiconductor memory device
DE102006022026A1 (en) * 2005-05-10 2006-11-16 Samsung Electronics Co., Ltd., Suwon Memory system for use in e.g. personal computer, has dedicated serial data and control busses configured to couple respective ones of memory device sets to memory controller that is external to memory module

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US581807A (en) * 1897-05-04 Cockeye for harness
US3999105A (en) 1974-04-19 1976-12-21 International Business Machines Corporation Liquid encapsulated integrated circuit package
US5297107A (en) 1992-04-24 1994-03-22 Digital Equipment Corporation Interconnect arrangement for electronic components disposed on a circuit board
US5272664A (en) 1993-04-21 1993-12-21 Silicon Graphics, Inc. High memory capacity DRAM SIMM
US5841686A (en) 1996-11-22 1998-11-24 Ma Laboratories, Inc. Dual-bank memory module with shared capacitors and R-C elements integrated into the module substrate
US5818107A (en) 1997-01-17 1998-10-06 International Business Machines Corporation Chip stacking by edge metallization
US5982654A (en) 1998-07-20 1999-11-09 Micron Technology, Inc. System for connecting semiconductor devices
US6243272B1 (en) 1999-06-18 2001-06-05 Intel Corporation Method and apparatus for interconnecting multiple devices on a circuit board
US6683372B1 (en) * 1999-11-18 2004-01-27 Sun Microsystems, Inc. Memory expansion module with stacked memory packages and a serial storage unit
US7017002B2 (en) 2000-01-05 2006-03-21 Rambus, Inc. System featuring a master device, a buffer device and a plurality of integrated circuit memory devices
US6502161B1 (en) 2000-01-05 2002-12-31 Rambus Inc. Memory system including a point-to-point linked memory subsystem
US6449166B1 (en) 2000-08-24 2002-09-10 High Connection Density, Inc. High capacity memory module with higher density and improved manufacturability
US6487102B1 (en) 2000-09-18 2002-11-26 Intel Corporation Memory module having buffer for isolating stacked memory devices
US6553450B1 (en) 2000-09-18 2003-04-22 Intel Corporation Buffer to multiply memory interface
US6530006B1 (en) 2000-09-18 2003-03-04 Intel Corporation System and method for providing reliable transmission in a buffered memory system
US6697888B1 (en) 2000-09-29 2004-02-24 Intel Corporation Buffering and interleaving data transfer between a chipset and memory modules
US7061102B2 (en) 2001-06-11 2006-06-13 Xilinx, Inc. High performance flipchip package that incorporates heat removal with minimal thermal mismatch
JP2003045179A (en) 2001-08-01 2003-02-14 Mitsubishi Electric Corp Semiconductor device and semiconductor memory module using the same
US7032392B2 (en) 2001-12-19 2006-04-25 Intel Corporation Method and apparatus for cooling an integrated circuit package using a cooling fluid
US6967411B2 (en) 2002-02-07 2005-11-22 Irvine Sensors Corporation Stackable layers containing ball grid array packages
US6639309B2 (en) 2002-03-28 2003-10-28 Sandisk Corporation Memory package with a controller on one side of a printed circuit board and memory on another side of the circuit board
KR100505641B1 (en) 2002-09-10 2005-08-03 삼성전자주식회사 Memory module and memory system having the same
US6826113B2 (en) * 2003-03-27 2004-11-30 International Business Machines Corporation Synchronous dynamic random access memory device having memory command cancel function
DE102004022347B4 (en) * 2003-05-02 2008-04-03 Samsung Electronics Co., Ltd., Suwon Memory system with motherboard and associated mounting procedure
US7392347B2 (en) * 2003-05-10 2008-06-24 Hewlett-Packard Development Company, L.P. Systems and methods for buffering data between a coherency cache controller and memory
US6947304B1 (en) 2003-05-12 2005-09-20 Pericon Semiconductor Corp. DDR memory modules with input buffers driving split traces with trace-impedance matching at trace junctions
KR100585227B1 (en) 2004-03-12 2006-06-01 삼성전자주식회사 semiconductor stack package with improved heat dissipation property and memory module using the stack packages
US7464225B2 (en) * 2005-09-26 2008-12-09 Rambus Inc. Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2422963A (en) * 2005-02-02 2006-08-09 Samsung Electronics Co Ltd Printed wire arrangement for inline memory module
DE102006022026A1 (en) * 2005-05-10 2006-11-16 Samsung Electronics Co., Ltd., Suwon Memory system for use in e.g. personal computer, has dedicated serial data and control busses configured to couple respective ones of memory device sets to memory controller that is external to memory module
US20060255459A1 (en) * 2005-05-11 2006-11-16 Simon Muff Stacked semiconductor memory device

Also Published As

Publication number Publication date
US8143720B2 (en) 2012-03-27
US20120181704A1 (en) 2012-07-19
US8766434B2 (en) 2014-07-01
US8378481B2 (en) 2013-02-19
US20100078809A1 (en) 2010-04-01
US20130313721A1 (en) 2013-11-28

Similar Documents

Publication Publication Date Title
US8766434B2 (en) Semiconductor module with micro-buffers
JP4205553B2 (en) Memory module and memory system
US8064222B2 (en) Semiconductor integrated circuit device
KR101257912B1 (en) Semiconductor memory device and method of arranging terminals of the same, and memory module comprising the device and method of arranging terminals and lines on board of the same
EP2220681B1 (en) Method for stacking serially-connected integrated circuits and multi-chip device made from same
US5561591A (en) Multi-signal rail assembly with impedance control for a three-dimensional high density integrated circuit package
JP4707446B2 (en) Semiconductor device
US7728444B2 (en) Wiring board
US7771206B2 (en) Horizontal dual in-line memory modules
US6538213B1 (en) High density design for organic chip carriers
JP2009038112A (en) Printed wiring board structure and electronic equipment
WO2017083230A1 (en) High-bandwidth memory application with controlled impedance loading
US8861215B2 (en) Semiconductor device
US9928883B2 (en) TFD I/O partition for high-speed, high-density applications
WO2015061539A1 (en) Co-support for xfd packaging
US11682627B2 (en) Semiconductor package including an interposer
US20030067082A1 (en) Apparatus and methods for stacking integrated circuit devices with interconnected stacking structure
US20150208510A1 (en) Thin Low Profile Strip Dual In-Line Memory Module
JP2008097814A (en) Stacked memory, memory module and memory system
JP4039121B2 (en) Memory module
JP6910928B2 (en) Manufacturing method for printed wiring boards, semiconductor devices, electronic devices and printed wiring boards
US20230299051A1 (en) Semiconductor package having ordered wire arrangement between differential pair connection pads
US9018759B2 (en) Semiconductor package substrate and semiconductor package including the same
KR20230136386A (en) Electronic apparatus comprising multi layered board and manufacturing method thereof
US9595511B1 (en) Microelectronic packages and assemblies with improved flyby signaling operation

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08729074

Country of ref document: EP

Kind code of ref document: A1

DPE1 Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101)
WWE Wipo information: entry into national phase

Ref document number: 12523029

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08729074

Country of ref document: EP

Kind code of ref document: A1

DPE1 Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101)