WO2007019066A9 - Phase coherent differential structures - Google Patents
Phase coherent differential structuresInfo
- Publication number
- WO2007019066A9 WO2007019066A9 PCT/US2006/029165 US2006029165W WO2007019066A9 WO 2007019066 A9 WO2007019066 A9 WO 2007019066A9 US 2006029165 W US2006029165 W US 2006029165W WO 2007019066 A9 WO2007019066 A9 WO 2007019066A9
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit
- phase
- differential structure
- inductors
- input
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/012—Modifications of generator to improve response time or to decrease power consumption
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
Definitions
- the present invention relates to differential structures. More particularly, the present invention relates to power-efficient, low phase noise differential structures that are tolerant of differential input phase mismatch.
- the frequency divider is one of the key building blocks of phase-locked loops (PLLs) in communications systems that use frequency synthesizers for wireless and Serial /Deserialized (Ser/Des) for wired/optical applications.
- PLLs phase-locked loops
- the present disclosure presents a new design that employs a phase-coherent transformer to obtain power-efficient, low phase noise frequency dividers that are tolerant of differential input phase mismatch.
- phase-coherent differential structures axe disclosed.
- a circuit comprising: a differential structure having a first circuit for a first input and a second circuit for a second input; and a phase-coherent transformer connected to the differential structure for storing magnetic energy reverberating between the first circuit and the second circuit in accordance with toggling of the first input and the second input.
- a method for manufacturing a phase-coherent differential structure comprising: selecting a differential structure having a first circuit for a first input and a second circuit for a second input; and connecting a phase-coherent transformer to the differential structure for storing magnetic energy reverberating between the first circuit and the second drcuit in accordance with toggling of the first input and the second input.
- a method for dividing frequency of a signal comprising: selecting a phase-coherent frequency divider circuit comprising a differential structure connected to an energy reverberation mechanism; and transmitting said signal through the phase-coherent frequency divider circuit, wherein the energy reverberation mechanism stories magnetic energy reverberating in the differential structure.
- Fig. 1 depicts a master/ slave (M/ S) latch topology circuit according to the present disclosure
- Fig. 2 depicts a master only (M/ O) latch topology circuit according to the present disclosure
- Fig. 3a depicts performance characteristics of the circuit in Fig. 1;
- Fig. 3b depicts performance characteristics of the circuit in Fig. 2;
- Fig. 4 depicts measured phase noise levels of the circuits in Figs. 1 and 2 versus input signal noise level as a function of offset frequency;
- FIGs. 5a-h depict the output of circuit in Fig. 2 as the inputs are phase mismatched up to + 120°;
- Fig. 6 depicts input sensitivity of circuits in Figs. 1-2 versus frequency
- Fig. 7 depicts operation effectiveness of the circuit in Fig. 2 by comparing its figure-of merit (F.O.M.) with other high speed and low power divider designs known in the art.
- F.O.M. figure-of merit
- phase coherent frequency dividers In conventional latch based differential structures like, for example, frequency dividers, energy is stored in parasiti.cs non-coherently. This wastes energy and generates noise due to the charging/ discharging processes, resulting in power-hungry and high signal attenuation in high frequency applications.
- the phase coherent frequency dividers disclosed in the present disclosure store magnetic energy in a phase-coherent transformer (PCT) that includes two phase-coherent coupled differential inductors.
- PCT phase-coherent transformer
- the energy reverberation mechanism in the phase- coherent transformer makes the disclosed phase coherent frequency dividers power-efficient as they consume less power with increased division gain, with low phase noise and high operation efficiency, and tolerance for differential input phase mismatching.
- a phase-coherent transformer 20 may be implemented in a master/ slave (M/ S) latch topology circuit 10, as shown in Fig. 1.
- the circuit 10 consists of interconnected transistors M 1 ...M 6 forming a Master latch and interconnected transistors S 1 ... S 6 forming a Slave latch.
- the phase- coherent transformer 20 consists of inductors L 1 and L 1 of opposite polarity that are phase matched with inductors L 3 and L 4 that are also of opposite polarity.
- V 0111+ and V 011 are initially presumed to be high and low respectively.
- V i ⁇ + is high and V 1n . is low
- the drain of a transistor M 1 is low due to a current i A flowing into the transistor M 1 from node A and the drain of a transistor M 2 is high.
- EMF induced electromotive force
- circuit 10 stores the magnetic energy in the phase-coherent transformer 20 that reverberates the energy back and forth between the Master and the Slave latches in accordance with the input toggling.
- a phase-coherent transformer 20 may be implemented in a master only (M/ O) latch topology circuit 30, as shown in Fig. 2.
- the circuit 30 consists of interconnected transistors M 1 , M 2 forming the sensing pair and M 3 , M 4 forming a latching pair.
- the phase-coherent transformer 20 consists of inductors L 1 and L 2 of opposite polarity that are phase matched with inductors L 3 and L 4 that are also of opposite polarity.
- V out+ and V ou( . are initially presumed to be high and low respectively.
- V in+ is high and V 1n . is low
- the drain of a transistor M 1 is low due to a current i A flowing into the transistor M 1 from node A and the drain of a transistor M 2 is high.
- EMF induced electromotive force
- a 2:1 frequency divider can be implemented in the master only (M/ O) latch topology circuit 30 as the magnetic energy reverberates between the sensing /latching pairs once while the input signal toggles twice.
- Circuits 10 and 30 may be fabricated with standard 0.18 ⁇ m CMOS technology. Because one skilled in the art can easily recognize that bipolar technologies can also be used to implement embodiments disclosed in the present disclosure and their equivalents, the implementation of the bipolar technologies will not be discussed in the present disclosure.
- FIG. 6 depicts input sensitivity of circuits 10 and 30 versus frequency, wherein power supply voltage is 1.8V, the input power signal is lower than -1OdBm and the circuit 10 shows 1 GHz dividing range while circuit 30 shows 2 GHz diving range.
- Fig. 7 depicts operation effectiveness of the circuit 30 by comparing its figure-of merit (ROM.) with other high speed and low power divider designs known in the art.
- ROM. figure-of merit
- the F.O.M. is defined by multiplying the dividing speed (the input signal frequency in Giga-Hz) with the output power gain and then dividing it by the total power consumption (in Watt), i.e. SpeedxGain/ Power.
- the circuit 30 is almost 27 dB more efficient than oilier divider designs known in the art.
- a differential structure according to the present disclosure has connections and circuitry for both 0 and 180 degree phases of signal inputs and outputs and is able to suppress even harmonics and noise from interference caused by the substrate, ground and/ or power supply.
Abstract
Phase-coherent differential structures contain a phase-coherent transformer (20) having two pairs of phase-coherent coupled differential inductors (L1, L2 and L3, L4).
Description
PHASE COHERENT DIFFERENTIAL STRUCTURES
CROSS REFERENCE TO RELATED APPLICATION [0001] This application claims the benefit of U.S. provisional patent application serial number 60/705,869, filed August 4, 2005 for a "Phase Coherent Frequency Divider" by Daquan Huang and Mau-Chung F. Chang, the disclosure of which is incorporated herein by reference in its entirety .
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH QR DEVELOPMENT [0002] The present invention was made with support from the United States Government under Grant number N66001-04-1-8934 awarded by the U.S. Navy. The United States Government has certain rights in the invention.
[0003] The present invention relates to differential structures. More particularly, the present invention relates to power-efficient, low phase noise differential structures that are tolerant of differential input phase mismatch.
BACKGROUND [0004] Due to the high market demand for new wireless technologies, there is great interest in developing differential structures such as, for example, frequency dividers that are able to efficiently operate at high frequencies with large division gain.
[0005] The frequency divider is one of the key building blocks of phase-locked loops (PLLs) in communications systems that use frequency synthesizers for wireless and Serial /Deserialized (Ser/Des) for wired/optical applications.
[0006] Current technology utilizes conventional twist-coupled toggle latch based frequency dividers that store electrical energy non-coherently in the parasitic capacitances. However, the conventional twist-coupled toggle latch based frequency dividers waste energy and generate noise through the
charging/ discharging process. A more power efficient topology that introduces less noise to the signal would be highly desirable for future wireless technologies such as RP / millimeter wave systems.
[00071 Typical divider designs are reported in the following literature and graphed in Fig. 7. [1] M. Wurser, et al, "42GHz Static Frequency Divider in a Si / SiGe Bipolar Technology/' ISSCC Digest of Tech. Papaers, 1997, pp. 86-87. [2] Z. Lao, et al., "55GHz Dynamic Frequency Divider IC," Elec. Let. 34 (20), 1998, pp. 1973-1974. [3] A. Felder, et al., "Static Silicon Frequency Divider for Low Power Consumption (4mW, 10GHz) and High-Speed (16OmW, 19GHz)," Proceedings, IEEE BCTM, 1992, pp. 159-162. [4] B. Razavi, et al., "A 13.4GHz CMOS Frequency Divider," ISSCC Digest of Tech. Papers, 1994, pp. 176-177. [5] H. Wang, "A 1.8V 3mW 16.8GHz Frequency Divider in 0.25μm CMOS," ISSCC Digest of Tech. Papers, 2000, pp. 196-197. [6]H, Knapp, et al., "25GHz Static Frequency Divider and 25 GB/s Multiplexer in 0.12 μm CMOS," ISSCC, Digest of Tech. Papers, 2002, pp. 302-303. [7] Z. Lao, et al., "1.3V Supply Voltage 38 GHz Static Frequency Divider," Elec. Let. 40 (5), 2004, pp. 295-296. [8] M. Tiebout, "A CMOS Direct Injection-Locked Oscillator Topology as High- Frequency Low-Power Frequency Divider," IEEE J. of Solif-State Circuits, 39 (7), 2004, pp. 1170-1174. [9] J. Lee, at al., "A 40-GHz Frequency Divider in 0.18μm CMOS Technology," IEEE J. of Solid State Circuits 39 (4), 2004, pp.594-601.
[0009] To overcome the deficiencies of the conventional twist-coupled toggle latch based frequency dividers, the present disclosure presents a new design that employs a phase-coherent transformer to obtain power-efficient, low phase noise frequency dividers that are tolerant of differential input phase mismatch.
SUMMARY
[0010] According to the present disclosure, phase-coherent differential structures axe disclosed.
[0011] According to a first embodiment disclosed herein, a circuit is disclosed, comprising: a differential structure having a first circuit for a first input and a second circuit for a second input; and a phase-coherent transformer connected to the differential structure for storing magnetic energy reverberating between the first circuit and the second circuit in accordance with toggling of the first input and the second input.
[0012] According to a second embodiment disclosed herein, a method for manufacturing a phase-coherent differential structure is disclosed, comprising: selecting a differential structure having a first circuit for a first input and a second circuit for a second input; and connecting a phase-coherent transformer to the differential structure for storing magnetic energy reverberating between the first circuit and the second drcuit in accordance with toggling of the first input and the second input.
[0013] According to a third embodiment disclosed herein, a method for dividing frequency of a signal is disclosed, comprising: selecting a phase-coherent frequency divider circuit comprising a differential structure connected to an energy reverberation mechanism; and transmitting said signal through the phase-coherent frequency divider circuit, wherein the energy reverberation mechanism stories magnetic energy reverberating in the differential structure.
BEIEF DESCRIPTION OP THE FIGURES [0014] Fig. 1 depicts a master/ slave (M/ S) latch topology circuit according to the present disclosure;
[0015] Fig. 2 depicts a master only (M/ O) latch topology circuit according to the present disclosure;
[0016] Fig. 3a depicts performance characteristics of the circuit in Fig. 1;
[0017] Fig. 3b depicts performance characteristics of the circuit in Fig. 2;
[0018] Fig. 4 depicts measured phase noise levels of the circuits in Figs. 1 and 2 versus input signal noise level as a function of offset frequency;
[00191 Figs. 5a-h depict the output of circuit in Fig. 2 as the inputs are phase mismatched up to + 120°;
[0020] Fig. 6 depicts input sensitivity of circuits in Figs. 1-2 versus frequency; and
[0021] Fig. 7 depicts operation effectiveness of the circuit in Fig. 2 by comparing its figure-of merit (F.O.M.) with other high speed and low power divider designs known in the art.
[0022] In the following description, like reference numbers are used to identify like elements. Furthermore, the drawings are intended to illustrate major features of exemplary embodiments in a diagrammatic manner. The drawings are not intended to depict every feature of every implementation nor relative dimensions of the depicted elements, and are not drawn to scale.
DETAILED DESCRIPTION [0023] In conventional latch based differential structures like, for example, frequency dividers, energy is stored in parasiti.cs non-coherently. This wastes energy and generates noise due to the charging/ discharging processes, resulting in power-hungry and high signal attenuation in high frequency applications. In contrast to this un-correlated energy storage mechanism, the phase coherent frequency dividers disclosed in the present disclosure store magnetic energy in a phase-coherent transformer (PCT) that includes two phase-coherent coupled differential inductors. The energy reverberation mechanism in the phase- coherent transformer makes the disclosed phase coherent frequency dividers power-efficient as they consume less power with increased division gain, with low phase noise and high operation efficiency, and tolerance for differential
input phase mismatching.
[00241 In one exemplary embodiment, a phase-coherent transformer 20 may be implemented in a master/ slave (M/ S) latch topology circuit 10, as shown in Fig. 1. The circuit 10 consists of interconnected transistors M1...M6 forming a Master latch and interconnected transistors S1... S6 forming a Slave latch. The phase- coherent transformer 20 consists of inductors L1 and L1 of opposite polarity that are phase matched with inductors L3 and L4 that are also of opposite polarity.
[0025] To analyze the circuit 10, V0111+ and V011,. are initially presumed to be high and low respectively. When the input signal Viα+ is high and V1n. is low, the drain of a transistor M1 is low due to a current iA flowing into the transistor M1 from node A and the drain of a transistor M2 is high. Because of the phase coherence between the inductors L1, L2 and the inductors L3, L4, there is an induced electromotive force (EMF) pointing from the drain of a transistor S1 to node C helping the inductors L3 and L4 in the Slave latch to turn off. When Vjn+ goes low and V1n. becomes high, current ic flows from node C into the drain of the transistor S1 as the current iA reduces to zero. It this the reduction of current iA that generates an induced current IQX that also flows from node C into the drain of the transistor S1, providing extra power gain and accelerating the state change.
[0026] According to Faraday's induction law, ΕMB=-dφJdt =-wφm and dϊA/dt-MdφJdt, where φm is the magnetic flux linking the two differential inductors L1 to L2 and L3 to L4 and M is the mutual inductance. Therefore, the value of the induced current icA depends on the rate of change in current i^ and thus the signal frequency of w. The higher the input signal frequency, the larger the induced current iCA and the higher the incremental gain. As a result, instead of wasting energy by charging /discharging parasitics non-coherently in conventional frequency dividers, circuit 10 stores the magnetic energy in the phase-coherent transformer 20 that reverberates the energy back and forth between the Master and the Slave latches in accordance with the input toggling.
[00271 In another exemplary embodiment, a phase-coherent transformer 20 may
be implemented in a master only (M/ O) latch topology circuit 30, as shown in Fig. 2. The circuit 30 consists of interconnected transistors M1, M2 forming the sensing pair and M3, M4 forming a latching pair. The phase-coherent transformer 20 consists of inductors L1 and L2 of opposite polarity that are phase matched with inductors L3 and L4 that are also of opposite polarity.
[0028] To analyze the circuit 30, Vout+ and Vou(. are initially presumed to be high and low respectively. When the input signal Vin+ is high and V1n. is low, the drain of a transistor M1 is low due to a current iA flowing into the transistor M1 from node A and the drain of a transistor M2 is high. Because of the inherent phase coherence between the inductors L1, L2 and the inductors L3, L4, there is an induced electromotive force (EMF) pointing from the drain of a transistor M3 to node C helping the inductors L3 and L4 to turn off. When V1n+ goes low and Vin. becomes high, current ic flows from node C into the drain of the transistor M3 as the current iA reduces to zero. Like for the circuit 10 described above, the reduction of current iA in the circuit 30 generates an induced current i^ that also flows from node C into the drain of the transistor M3, providing extra power gain and accelerating the state change.
[0029] As a result, a 2:1 frequency divider can be implemented in the master only (M/ O) latch topology circuit 30 as the magnetic energy reverberates between the sensing /latching pairs once while the input signal toggles twice.
[0030] Circuits 10 and 30 may be fabricated with standard 0.18 μm CMOS technology. Because one skilled in the art can easily recognize that bipolar technologies can also be used to implement embodiments disclosed in the present disclosure and their equivalents, the implementation of the bipolar technologies will not be discussed in the present disclosure.
[0031] Figs. 3a-b, 4, 5a-h, 6 and 7 depict performance characteristics of circuits 10 and 30. Specifically, Fig. 3a depicts that circuit 10 having a large division gain with small power consumption when operating at fin=18 Ghz. Fig. 3b depicts that circuit 30 also having a large division gain with small power consumption when
operating at fin=19.4 Ghz. Fig. 4 depicts measured phase noise levels of the circuits 10 and 30 versus input signal noise level as a function of offset frequency. Figs. 5a-h depict output of circuit 30 as the inputs are phase mismatched up to + 120°. Fig. 6 depicts input sensitivity of circuits 10 and 30 versus frequency, wherein power supply voltage is 1.8V, the input power signal is lower than -1OdBm and the circuit 10 shows 1 GHz dividing range while circuit 30 shows 2 GHz diving range. Fig. 7 depicts operation effectiveness of the circuit 30 by comparing its figure-of merit (ROM.) with other high speed and low power divider designs known in the art. As known in the art, the F.O.M. is defined by multiplying the dividing speed (the input signal frequency in Giga-Hz) with the output power gain and then dividing it by the total power consumption (in Watt), i.e. SpeedxGain/ Power. As can be seen in Fig. 7, the circuit 30 is almost 27 dB more efficient than oilier divider designs known in the art.
[0032] One skilled in the art can easily appreciate that other differential structures, for example differential amplifiers, mixers, dynamic latches, registers and their equivalents, can also benefit from the use of a phase-coherent transformer as disclosed herein. A differential structure according to the present disclosure has connections and circuitry for both 0 and 180 degree phases of signal inputs and outputs and is able to suppress even harmonics and noise from interference caused by the substrate, ground and/ or power supply.
[0033] The foregoing detailed description of exemplary and preferred embodiments is presented for purposes of illustration and disclosure in accordance with the requirements of the law. It is not intended to be exhaustive nor to limit the invention to the precise form(s) described, but only to enable others skilled in the art to understand how the invention may be suited for a particular use or implementation. The possibility of modifications and variations will be apparent to practitioners skilled in the art. No limitation is intended by the description of exemplary embodiments which may have included tolerances, feature dimensions, specific operating conditions, engineering specifications, or the like, and which may vary between implementations or with changes to the state of the art, and no limitation should be implied therefrom. Applicant has
made this disclosure with respect to the current state of the art, but also contemplates advancements and that adaptations in the future may take into consideration of those advancements, namely in accordance with the then current state of the art. It is intended that the scope of the invention be defined by the Claims as written and equivalents as applicable. Reference to a claim element in the singular is not intended to mean "one and only one" unless explicitly so stated. Moreover, no element, component, nor method or process step in this disclosure is intended to be dedicated to the public regardless of whether the element, component, or step is explicitly recited in the claims. No claim element herein is to be construed under the provisions of 35 U.S.C. Sec. 112, sixth paragraph, unless the element is expressly redted using the phrase "means for. . ." and no method or process step herein is to be construed under those provisions unless the step, or steps, are expressly redted using the phrase "step(s) for. . .."
Claims
1. A circuit comprising: a differential structure having a first circuit for accepting a first input and a second circuit for accepting a second input; and a phase-coherent transformer connected to the differential structure for storing magnetic energy reverberating between the first circuit and the second circuit in accordance with toggling of the first input and the second input.
2. The circuit of Claim 1, wherein the phase-coherent transformer comprises a first pair of inductors of opposite polarity to one another and connected to the first circuit, and a second pair of inductors of opposite polarity to one another and connected to the second circuit, wherein the first pair of inductors are phase coherent with the second pair of inductors.
3. The circuit of Claim 1, wherein the differential structure comprises one or more MOS transistors.
4. The circuit of Claim 1, wherein the differential structure comprises one or more bipolar transistors.
5. The circuit of Claim 1, wherein the differential structure is selected form the group consisting of differential amplifiers, mixers, frequency dividers, dynamic latches and registers.
6. The circuit of Claim 1, wherein the differential structure is a frequency divider having a master/slave (M/ S) latch topology.
7. The circuit of Claim 1, wherein the differential structure is a frequency divider having a master only (M/ S) latch topology.
8. The circuit of Claim 1, wherein the first input of the differential structure is 180 degrees out of phase with the second input of the differential structure. P CT/1 U S O B ./' Eu «31. β Bi HeiΛ.sno& RO/
1
2 9. A method for manufacturing a phase-coherent differential structure, the
3 method comprising:
4 selecting a differential structure having a first circuit for accepting a first
5 input and a second circuit for accepting a second input; and
6 connecting a phase-coherent transformer to the differential structure for
7 storing magnetic energy reverberating between the first circuit and the second
8 circuit in accordance with toggling of the first input and the second input. 9
10 10. The method of Claim 9, wherein the phase-coherent transformer comprises a
11 first pair of inductors of opposite polarity to one another and connected to the
12 first circuit and a second pair of inductors of opposite polarity to one another
13 and connected to the second circuit, wherein the first pair of inductors are phase
14 coherent with the second pair of inductors. 15
16 11. The method of Claim 9, wherein the differential structure comprises one or
17 more MOS transistors. 18
19 12. The method of Claim 9, wherein the differential structure comprises one or
20 more bipolar transistors. 21
22 13. The method of Claim 9, wherein the differential structure is selected form the
23 group consisting of differential amplifiers, mixers, frequency dividers, dynamic
24 latches and registers. 25
26 14. The method of Claim 9, wherein the differential structure is a frequency
27 divider having a master/ slave (M/ S) latch topology. 28
29 15. The method of Claim 9, wherein the differential structure is a frequency
30 divider having a master only (M/S) latch topology. 31
32 16. The method of Claim 9, wherein the first input of the differential structure is
33 180 degrees out of phase with the second input of the differential structure. P C "T/' U S mo 2007/019066» 5 . IE e :l 1. E? O IP B _
1
2 17. A method for reducing the frequency of a signal with a differential
3 structure, comprising:
4 selecting a differential structure including a transformer having a first pair
5 of inductors of opposite polarity to one another and a second pair of inductors of
6 opposite polarity to one another, wherein the first pair of inductors are phase
7 coherent with the second pair of inductors; and
8 passing the signal through the differential structure to reduce its
9 frequency. 10
11 12 13
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/997,352 US7886239B2 (en) | 2005-08-04 | 2006-07-26 | Phase coherent differtial structures |
| US12/979,684 US8775984B2 (en) | 2005-08-04 | 2010-12-28 | Phase coherent differential structures |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US70586905P | 2005-08-04 | 2005-08-04 | |
| US60/705,869 | 2005-08-04 |
Related Child Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US11/997,352 A-371-Of-International US7886239B2 (en) | 2005-08-04 | 2006-07-26 | Phase coherent differtial structures |
| US12/979,684 Continuation US8775984B2 (en) | 2005-08-04 | 2010-12-28 | Phase coherent differential structures |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| WO2007019066A2 WO2007019066A2 (en) | 2007-02-15 |
| WO2007019066A9 true WO2007019066A9 (en) | 2007-04-12 |
| WO2007019066A3 WO2007019066A3 (en) | 2007-09-20 |
Family
ID=37727838
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2006/029165 WO2007019066A2 (en) | 2005-08-04 | 2006-07-26 | Phase coherent differential structures |
Country Status (2)
| Country | Link |
|---|---|
| US (2) | US7886239B2 (en) |
| WO (1) | WO2007019066A2 (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7886239B2 (en) * | 2005-08-04 | 2011-02-08 | The Regents Of The University Of California | Phase coherent differtial structures |
| US8456202B2 (en) * | 2011-02-15 | 2013-06-04 | Texas Instruments Incorporated | Latch divider |
| US9099956B2 (en) * | 2011-04-26 | 2015-08-04 | King Abdulaziz City For Science And Technology | Injection locking based power amplifier |
| TWI508428B (en) * | 2012-11-22 | 2015-11-11 | Ind Tech Res Inst | Current reuse frequency divider and method thereof and voltage control oscillator module and phase lock loop using the same |
| CN103281071B (en) * | 2013-06-21 | 2016-04-13 | 中国科学院上海高等研究院 | Latch and comprise the divider circuit of this latch |
| US9531372B1 (en) * | 2015-06-05 | 2016-12-27 | Texas Instruments Incorporated | Driver with transformer feedback |
Family Cites Families (33)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3644835A (en) * | 1970-12-21 | 1972-02-22 | Motorola Inc | Phase detector and digital phase-locked loop |
| JPS5641010B2 (en) * | 1972-06-14 | 1981-09-25 | ||
| SE399495B (en) * | 1975-11-03 | 1978-02-13 | Lindmark Magnus C W | SWITCHING POWER SUPPLY UNIT FOR CONVERTING DC DIRECTION TO AC VOLTAGE |
| IT1194275B (en) * | 1983-06-15 | 1988-09-14 | Cise Spa | "CONTACTLESS" HIGH THICKNESS GAUGE FOR METAL MATERIALS ABOVE CURIE TEMPERATURE |
| DE3688456T2 (en) * | 1985-11-15 | 1993-09-09 | Nec Corp | START CONTROL CIRCUIT FOR ADAPTING A POWER CONVERTER TO DIFFERENT LOADS. |
| US5270913A (en) * | 1992-04-06 | 1993-12-14 | D.C. Transformation, Inc. | Compact and efficient transformerless power conversion system |
| KR0138306B1 (en) * | 1994-12-14 | 1998-06-15 | 김광호 | Error voltage switching controlling circuit |
| US5570258A (en) * | 1995-05-11 | 1996-10-29 | Texas Instruments Incorporated | Phase monitor and protection apparatus |
| JP2773692B2 (en) * | 1995-07-28 | 1998-07-09 | 日本電気株式会社 | Input buffer circuit |
| DE19605803A1 (en) * | 1996-02-16 | 1997-08-21 | Daug Deutsche Automobilgesells | Circuit arrangement for ion current measurement |
| JP3036285U (en) * | 1996-03-16 | 1997-04-15 | 忠敏 後藤 | Cylinder position detector |
| US6323910B1 (en) * | 1998-03-26 | 2001-11-27 | Clark, Iii William T. | Method and apparatus for producing high-fidelity images by synchronous phase coherent digital image acquisition |
| ES2226770T3 (en) * | 1999-01-22 | 2005-04-01 | Multigig Limited | ELECTRONIC CIRCUIT. |
| JP2002540495A (en) * | 1999-03-22 | 2002-11-26 | インダクティブ シグナチュアー テクノロジーズ、 インコーポレイテッド | See permeability modulated carrier |
| JP2001111353A (en) * | 1999-10-13 | 2001-04-20 | Mitsubishi Electric Corp | Mixer circuit |
| US6535037B2 (en) * | 2000-02-04 | 2003-03-18 | James Maligeorgos | Injection locked frequency multiplier |
| US6340899B1 (en) * | 2000-02-24 | 2002-01-22 | Broadcom Corporation | Current-controlled CMOS circuits with inductive broadbanding |
| US6346912B1 (en) * | 2000-04-20 | 2002-02-12 | The Johns Hopkins University | Radio frequency beacon |
| DE10053590A1 (en) * | 2000-10-27 | 2002-05-02 | Patent Treuhand Ges Fuer Elektrische Gluehlampen Mbh | Operating device for at least one electric lamp with control input and operating method for electric lamps on such an operating device |
| US6388896B1 (en) * | 2001-03-22 | 2002-05-14 | Slobodan Cuk | Lossless switching converter with DC transformer |
| KR100441463B1 (en) * | 2001-12-26 | 2004-07-23 | 한국전자통신연구원 | Active quadrature signal generator using low-pass and high-pass load |
| US6667893B2 (en) * | 2002-04-25 | 2003-12-23 | International Business Machines Corporation | Phase and frequency shifted controller for interleaved ZVS forward power converter |
| US6822427B2 (en) * | 2002-05-01 | 2004-11-23 | Technical Witts, Inc. | Circuits and circuit elements for high efficiency power conversion |
| US20040196083A1 (en) * | 2003-04-02 | 2004-10-07 | Dunsmore Joel P. | System and method for generating balanced signals with arbitrary amplitude and phase control using modulation |
| WO2005010931A2 (en) | 2003-05-12 | 2005-02-03 | Alfredo Vazquez Carazo | Mutilayer piezoelectric transformer |
| JP2005108607A (en) * | 2003-09-30 | 2005-04-21 | Kawamura Electric Inc | Earth leakage breaker |
| US7057971B2 (en) * | 2004-01-28 | 2006-06-06 | Northop Grumman Corporation | Systems and methods that employ inductive current steering for digital logic circuits |
| US7886239B2 (en) | 2005-08-04 | 2011-02-08 | The Regents Of The University Of California | Phase coherent differtial structures |
| KR20080031153A (en) * | 2005-08-04 | 2008-04-08 | 더 리전트 오브 더 유니버시티 오브 캘리포니아 | Interleaved three-dimensional on-chip differential inductors and transformers |
| US8022776B2 (en) * | 2005-08-04 | 2011-09-20 | The Regents Of The University Of California | Origami cascaded topology for analog and mixed-signal applications |
| TWI271889B (en) * | 2006-03-30 | 2007-01-21 | Univ Nat Sun Yat Sen | Active 90-degree phase shifter with LC-type emitter degeneration and quadrature modulator IC using the same |
| US7733149B2 (en) * | 2008-06-11 | 2010-06-08 | Pmc-Sierra, Inc. | Variable-length digitally-controlled delay chain with interpolation-based tuning |
| TWI364169B (en) * | 2008-12-09 | 2012-05-11 | Sunplus Technology Co Ltd | All digital phase locked loop circuit |
-
2006
- 2006-07-26 US US11/997,352 patent/US7886239B2/en active Active
- 2006-07-26 WO PCT/US2006/029165 patent/WO2007019066A2/en active Application Filing
-
2010
- 2010-12-28 US US12/979,684 patent/US8775984B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US7886239B2 (en) | 2011-02-08 |
| US20110210767A1 (en) | 2011-09-01 |
| WO2007019066A2 (en) | 2007-02-15 |
| US20080191754A1 (en) | 2008-08-14 |
| WO2007019066A3 (en) | 2007-09-20 |
| US8775984B2 (en) | 2014-07-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8775984B2 (en) | Phase coherent differential structures | |
| US9166571B2 (en) | Low power high speed quadrature generator | |
| Lu et al. | A low-power quadrature VCO and its application to a 0.6-V 2.4-GHz PLL | |
| Gholami | Phase detector with minimal blind zone and reset time for GSamples/s DLLs | |
| Li et al. | A spur-and-phase-noise-filtering technique for inductor-less fractional-N injection-locked PLLs | |
| Majeed et al. | Low power, high frequency, free dead zone PFD for a PLL design | |
| Yi et al. | Design of ring-oscillator-based injection-locked frequency dividers with single-phase inputs | |
| Kumar | A low power voltage controlled oscillator design | |
| Chien et al. | High-speed and low-power programmable frequency divider | |
| Motoyoshi et al. | 43μW 6GHz CMOS Divide-by-3 Frequency Divider based on three-phase harmonic injection locking | |
| Zhang et al. | A novel CML latch for ultra high speed applications | |
| Jia et al. | Low‐power, high‐speed dual modulus prescalers based on branch‐merged true single‐phase clocked scheme | |
| Rezaei-Hosseinabadi et al. | A wideband frequency divider with programmable odd/even division factors and quadrature/symmetrical outputs | |
| Hosseinnejad et al. | A fully digital BPSK demodulator for biomedical application | |
| Divya et al. | Blind Zone-Less Phase Frequency Detector for a Low-Power Phase-Locked Loop Architecture | |
| Chen et al. | A high-speed fast-acquisition CMOS phase/frequency detector for MB-OFDM UWB | |
| Hari et al. | Approaches to nonoverlapping clock generation for RF to millimeter-wave mixer-first receivers | |
| Sun et al. | A 190.3‐dBc/Hz FoM 16‐GHz rotary travelling‐wave oscillator with reliable direction control | |
| CN115694481A (en) | 1.5 frequency divider based on delay locked loop | |
| Elnaqib et al. | Low‐power charge‐steering phase interpolator | |
| Suraparaju et al. | A 1.1–8.2 GHz tuning range In-phase and Quadrature output DCO design in 90 nm CMOS technology | |
| Eleraky et al. | A low power charge steering based frequency divider | |
| Saini et al. | Differential ring voltage controlled oscillator-A review | |
| Usama et al. | A 40-GHz frequency divider in 90-nm CMOS technology | |
| Dehghani et al. | A low power wideband 2.6 GHz CMOS injection-locked ring oscillator prescaler |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| WWE | Wipo information: entry into national phase |
Ref document number: 11997352 Country of ref document: US |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 06788646 Country of ref document: EP Kind code of ref document: A2 |