WO2007005703A3 - Identifying and accessing individual memory devices in a memory channel - Google Patents

Identifying and accessing individual memory devices in a memory channel Download PDF

Info

Publication number
WO2007005703A3
WO2007005703A3 PCT/US2006/025757 US2006025757W WO2007005703A3 WO 2007005703 A3 WO2007005703 A3 WO 2007005703A3 US 2006025757 W US2006025757 W US 2006025757W WO 2007005703 A3 WO2007005703 A3 WO 2007005703A3
Authority
WO
WIPO (PCT)
Prior art keywords
memory
register
identifying
integrated circuit
channel
Prior art date
Application number
PCT/US2006/025757
Other languages
French (fr)
Other versions
WO2007005703A2 (en
Inventor
Peter Macwilliams
James Akiyama
Kuljit S Bains
Douglas Gabel
Original Assignee
Intel Corp
Peter Macwilliams
James Akiyama
Kuljit S Bains
Douglas Gabel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp, Peter Macwilliams, James Akiyama, Kuljit S Bains, Douglas Gabel filed Critical Intel Corp
Priority to JP2008519647A priority Critical patent/JP4796627B2/en
Priority to EP20060774396 priority patent/EP1899818A2/en
Publication of WO2007005703A2 publication Critical patent/WO2007005703A2/en
Publication of WO2007005703A3 publication Critical patent/WO2007005703A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/04—Arrangements for selecting an address in a digital store using a sequential addressing device, e.g. shift register, counter
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection

Abstract

In one embodiment of the invention, a memory integrated circuit is provided including a memory array, a register, and control logic coupled to the register. The memory array in the memory integrated circuit stores data. The register includes one or more bit storage circuits to store one or more identity bits of an identity value. The control logic provides independent sub-channel memory access into the memory integrated circuit in response to the one or more identity bits stored in the register.
PCT/US2006/025757 2005-07-05 2006-06-29 Identifying and accessing individual memory devices in a memory channel WO2007005703A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2008519647A JP4796627B2 (en) 2005-07-05 2006-06-29 Identify and access each memory device in the memory channel
EP20060774396 EP1899818A2 (en) 2005-07-05 2006-06-29 Identifying and accessing individual memory devices in a memory channel

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/174,236 2005-07-05
US11/174,236 US7872892B2 (en) 2005-07-05 2005-07-05 Identifying and accessing individual memory devices in a memory channel

Publications (2)

Publication Number Publication Date
WO2007005703A2 WO2007005703A2 (en) 2007-01-11
WO2007005703A3 true WO2007005703A3 (en) 2007-04-19

Family

ID=37328530

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/025757 WO2007005703A2 (en) 2005-07-05 2006-06-29 Identifying and accessing individual memory devices in a memory channel

Country Status (7)

Country Link
US (3) US7872892B2 (en)
EP (1) EP1899818A2 (en)
JP (1) JP4796627B2 (en)
KR (1) KR101026582B1 (en)
CN (1) CN1920879B (en)
TW (1) TWI341977B (en)
WO (1) WO2007005703A2 (en)

Families Citing this family (69)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8253751B2 (en) 2005-06-30 2012-08-28 Intel Corporation Memory controller interface for micro-tiled memory access
US7558941B2 (en) * 2005-06-30 2009-07-07 Intel Corporation Automatic detection of micro-tile enabled memory
US11244727B2 (en) * 2006-11-29 2022-02-08 Rambus Inc. Dynamic memory rank configuration
US8878860B2 (en) * 2006-12-28 2014-11-04 Intel Corporation Accessing memory using multi-tiling
KR100842403B1 (en) * 2007-03-08 2008-07-01 삼성전자주식회사 Memory module and memory module system
US8161219B2 (en) * 2008-09-30 2012-04-17 Qimonda Ag Distributed command and address bus architecture for a memory module having portions of bus lines separately disposed
US20120124311A1 (en) * 2009-08-04 2012-05-17 Axxana (Israel) Ltd. Data Gap Management in a Remote Data Mirroring System
KR101038994B1 (en) * 2009-10-29 2011-06-03 주식회사 하이닉스반도체 Semiconductor memory, memory system and control method the same
US8938589B2 (en) 2010-01-28 2015-01-20 Hewlett-Packard Development Company, L. P. Interface methods and apparatus for memory devices using arbitration
US9361955B2 (en) 2010-01-28 2016-06-07 Hewlett Packard Enterprise Development Lp Memory access methods and apparatus
KR101699781B1 (en) * 2010-10-19 2017-01-26 삼성전자주식회사 System-on-chip and data arbitration method thereof
US9432298B1 (en) 2011-12-09 2016-08-30 P4tents1, LLC System, method, and computer program product for improving memory systems
US8527836B2 (en) * 2011-07-01 2013-09-03 Intel Corporation Rank-specific cyclic redundancy check
US9836340B2 (en) * 2011-10-03 2017-12-05 International Business Machines Corporation Safe management of data storage using a volume manager
US9817733B2 (en) * 2011-10-05 2017-11-14 International Business Machines Corporation Resource recovery for checkpoint-based high-availability in a virtualized environment
US9772958B2 (en) * 2011-10-31 2017-09-26 Hewlett Packard Enterprise Development Lp Methods and apparatus to control generation of memory access requests
US9146867B2 (en) 2011-10-31 2015-09-29 Hewlett-Packard Development Company, L.P. Methods and apparatus to access memory using runtime characteristics
EP2859457A4 (en) * 2012-06-08 2016-05-11 Hewlett Packard Development Co Accessing memory
US10902890B2 (en) 2012-06-22 2021-01-26 Intel Corporation Method, apparatus and system for a per-DRAM addressability mode
GB2503459A (en) * 2012-06-26 2014-01-01 Nordic Semiconductor Asa Multiple hardware registers for watchdog timer preventing erroneous microprocessor system reset
US10037271B1 (en) * 2012-06-27 2018-07-31 Teradata Us, Inc. Data-temperature-based control of buffer cache memory in a database system
US9299400B2 (en) 2012-09-28 2016-03-29 Intel Corporation Distributed row hammer tracking
US9257152B2 (en) 2012-11-09 2016-02-09 Globalfoundries Inc. Memory architectures having wiring structures that enable different access patterns in multiple dimensions
US11037625B2 (en) 2012-11-20 2021-06-15 Thstyme Bermuda Limited Solid state drive architectures
WO2014081719A1 (en) * 2012-11-20 2014-05-30 Peddle Charles I Solid state drive architectures
US9305614B2 (en) 2012-12-21 2016-04-05 Cypress Semiconductor Corporation Memory device with internal combination logic
KR102104917B1 (en) * 2013-02-04 2020-04-27 삼성전자주식회사 Semiconductor package
US9778884B2 (en) * 2013-03-13 2017-10-03 Hewlett Packard Enterprise Development Lp Virtual storage pool
US9208829B2 (en) * 2013-08-20 2015-12-08 Teradata Us, Inc. Designated memory sub-channels for computing systems and environments
US9201662B2 (en) * 2013-03-29 2015-12-01 Dell Products, Lp System and method for pre-operating system memory map management to minimize operating system failures
US20140297953A1 (en) * 2013-03-31 2014-10-02 Microsoft Corporation Removable Storage Device Identity and Configuration Information
US9836413B2 (en) * 2013-04-03 2017-12-05 International Business Machines Corporation Maintaining cache consistency in a cache for cache eviction policies supporting dependencies
US9383411B2 (en) * 2013-06-26 2016-07-05 International Business Machines Corporation Three-dimensional processing system having at least one layer with circuitry dedicated to scan testing and system state checkpointing of other system layers
CN103399828B (en) * 2013-07-23 2015-12-23 杭州华三通信技术有限公司 Based on startup switching control and the method for active and standby storer
WO2015016883A1 (en) * 2013-07-31 2015-02-05 Hewlett-Packard Development Company, L.P. Off-memory-module ecc-supplemental memory system
US9117542B2 (en) 2013-09-27 2015-08-25 Intel Corporation Directed per bank refresh command
KR20150038825A (en) 2013-09-30 2015-04-09 에스케이하이닉스 주식회사 Semiconductor integrated circuit
US9389876B2 (en) 2013-10-24 2016-07-12 International Business Machines Corporation Three-dimensional processing system having independent calibration and statistical collection layer
US9824020B2 (en) * 2013-12-30 2017-11-21 Unisys Corporation Systems and methods for memory management in a dynamic translation computer system
US11073986B2 (en) * 2014-01-30 2021-07-27 Hewlett Packard Enterprise Development Lp Memory data versioning
WO2015116077A1 (en) * 2014-01-30 2015-08-06 Hewlett-Packard Development Company, L.P. Access controlled memory region
US9317464B2 (en) 2014-06-26 2016-04-19 Intel Corporation Method, apparatus and system for configuring coupling with input-output contacts of an integrated circuit
TWI552162B (en) * 2014-07-31 2016-10-01 Zhi-Cheng Xiao Low power memory
US11157200B2 (en) * 2014-10-29 2021-10-26 Hewlett-Packard Development Company, L.P. Communicating over portions of a communication medium
EP3234771A4 (en) * 2014-12-18 2018-07-25 Intel Corporation Translation cache closure and persistent snapshot in dynamic code generating system software
WO2016101149A1 (en) 2014-12-23 2016-06-30 Intel Corporation Apparatus and method for managing virtual graphics processor unit
US9875037B2 (en) * 2015-06-18 2018-01-23 International Business Machines Corporation Implementing multiple raid level configurations in a data storage device
US20160189755A1 (en) 2015-08-30 2016-06-30 Chih-Cheng Hsiao Low power memory device
US10403338B2 (en) 2015-08-30 2019-09-03 Chih-Cheng Hsiao Low power memory device with column and row line switches for specific memory cells
WO2017043113A1 (en) * 2015-09-11 2017-03-16 Kabushiki Kaisha Toshiba Memory device
US11681531B2 (en) 2015-09-19 2023-06-20 Microsoft Technology Licensing, Llc Generation and use of memory access instruction order encodings
US10180840B2 (en) * 2015-09-19 2019-01-15 Microsoft Technology Licensing, Llc Dynamic generation of null instructions
US9946512B2 (en) * 2015-09-25 2018-04-17 International Business Machines Corporation Adaptive radix external in-place radix sort
US9760290B2 (en) * 2015-09-25 2017-09-12 International Business Machines Corporation Smart volume manager for storage space usage optimization
US10055810B2 (en) * 2016-03-04 2018-08-21 Samsung Electronics Co., Ltd. Cache architecture for efficiently accessing texture data using buffers
US9921757B1 (en) * 2016-03-31 2018-03-20 EMC IP Holding Company LLC Using an FPGA for integration with low-latency, non-volatile memory
US10296460B2 (en) * 2016-06-29 2019-05-21 Oracle International Corporation Prefetch bandwidth throttling by dynamically adjusting miss buffer prefetch-dropping thresholds
CN107066416B (en) 2016-12-20 2020-05-08 华为技术有限公司 Driving circuit and driving method for serial communication system
US9792958B1 (en) 2017-02-16 2017-10-17 Micron Technology, Inc. Active boundary quilt architecture memory
US10347333B2 (en) 2017-02-16 2019-07-09 Micron Technology, Inc. Efficient utilization of memory die area
EP3370152B1 (en) * 2017-03-02 2019-12-25 INTEL Corporation Integrated error checking and correction (ecc) in memory devices with fixed bandwidth interfaces
US10997096B2 (en) 2017-05-22 2021-05-04 Intel Corporation Enumerated per device addressability for memory subsystems
CN110392025B (en) * 2018-04-20 2022-03-25 伊姆西Ip控股有限责任公司 Method, apparatus and computer readable medium for managing distributed system
US10642538B1 (en) * 2018-09-28 2020-05-05 Cadence Design Systems, Inc. Multi-channel memory interface
US10740188B2 (en) 2018-12-07 2020-08-11 Winbond Electronics Corp. Volatile memory device and method for efficient bulk data movement, backup operation in the volatile memory device
US11222258B2 (en) 2020-03-27 2022-01-11 Google Llc Load balancing for memory channel controllers
US11309013B2 (en) * 2020-04-29 2022-04-19 Samsung Electronics Co., Ltd. Memory device for reducing resources used for training
KR20220023614A (en) * 2020-08-21 2022-03-02 에스케이하이닉스 주식회사 The timing delay control circuit and electronic device including the same
TWI752704B (en) * 2020-11-03 2022-01-11 華邦電子股份有限公司 Memory storage apparatus and operating method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020147877A1 (en) * 1990-04-18 2002-10-10 Michael Farmwald Synchronous memory device
US20030122837A1 (en) * 2001-12-28 2003-07-03 Alankar Saxena Dual memory channel interleaving for graphics and MPEG

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5725052A (en) * 1980-07-22 1982-02-09 Nec Corp Memory control device
US5283885A (en) * 1988-09-09 1994-02-01 Werner Hollerbauer Storage module including a refresh device for storing start and stop refresh addresses
JPH02245840A (en) * 1989-03-20 1990-10-01 Fujitsu Ltd Storage device
IL96808A (en) * 1990-04-18 1996-03-31 Rambus Inc Integrated circuit i/o using a high performance bus interface
JPH056305A (en) * 1991-06-27 1993-01-14 Oki Electric Ind Co Ltd System for controlling constitution of main storage device
JPH0695959A (en) * 1992-09-09 1994-04-08 Hitachi Ltd Information processor
US5524231A (en) * 1993-06-30 1996-06-04 Intel Corporation Nonvolatile memory card with an address table and an address translation logic for mapping out defective blocks within the memory card
EP0662691B1 (en) * 1993-12-28 1999-07-07 STMicroelectronics S.r.l. Count unit for non volatile memories
JP3619565B2 (en) * 1995-04-26 2005-02-09 株式会社ルネサステクノロジ Data processing apparatus and system using the same
US5710550A (en) * 1995-08-17 1998-01-20 I-Cube, Inc. Apparatus for programmable signal switching
JPH09120371A (en) * 1995-10-26 1997-05-06 Nec Corp Memory controller
US5748559A (en) * 1996-01-17 1998-05-05 Cypress Semiconductor Corporation Circuit for high speed serial programming of programmable logic devices
JP3718008B2 (en) * 1996-02-26 2005-11-16 株式会社日立製作所 Memory module and manufacturing method thereof
US6308248B1 (en) * 1996-12-31 2001-10-23 Compaq Computer Corporation Method and system for allocating memory space using mapping controller, page table and frame numbers
KR19990069337A (en) * 1998-02-06 1999-09-06 윤종용 Magnetic Test Circuit for Composite Semiconductor Memory Devices and Magnetic Test Method Using the Same
JP4081860B2 (en) * 1998-06-25 2008-04-30 ソニー株式会社 Image processing device
JP3639464B2 (en) * 1999-07-05 2005-04-20 株式会社ルネサステクノロジ Information processing system
US6301159B1 (en) * 2000-03-06 2001-10-09 Advanced Micro Devices, Inc. 50% EXE tracking circuit
US6697867B1 (en) * 2000-07-25 2004-02-24 Sun Microsystems, Inc. System and method for accessing multiple groups of peripheral devices
US6850243B1 (en) * 2000-12-07 2005-02-01 Nvidia Corporation System, method and computer program product for texture address operations based on computations involving other textures
US6778181B1 (en) * 2000-12-07 2004-08-17 Nvidia Corporation Graphics processing system having a virtual texturing array
DE10214123B4 (en) * 2002-03-28 2015-10-15 Infineon Technologies Ag Register for parallel-to-serial conversion of data
US6922739B2 (en) * 2003-02-24 2005-07-26 Broadcom Corporation System and method for dual IDE channel servicing using single multiplexed interface having first and second channel transfer over a common bus
US7240160B1 (en) * 2004-06-30 2007-07-03 Sun Microsystems, Inc. Multiple-core processor with flexible cache directory scheme
CN1304971C (en) * 2004-07-08 2007-03-14 威盛电子股份有限公司 Storage access device and relative device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020147877A1 (en) * 1990-04-18 2002-10-10 Michael Farmwald Synchronous memory device
US20030122837A1 (en) * 2001-12-28 2003-07-03 Alankar Saxena Dual memory channel interleaving for graphics and MPEG

Also Published As

Publication number Publication date
CN1920879B (en) 2012-05-30
TW200710667A (en) 2007-03-16
US20120075902A1 (en) 2012-03-29
JP4796627B2 (en) 2011-10-19
EP1899818A2 (en) 2008-03-19
US8310854B2 (en) 2012-11-13
TWI341977B (en) 2011-05-11
US8064237B2 (en) 2011-11-22
US20070008328A1 (en) 2007-01-11
KR101026582B1 (en) 2011-04-04
US7872892B2 (en) 2011-01-18
CN1920879A (en) 2007-02-28
JP2008544427A (en) 2008-12-04
KR20080014904A (en) 2008-02-14
WO2007005703A2 (en) 2007-01-11
US20110128765A1 (en) 2011-06-02

Similar Documents

Publication Publication Date Title
WO2007005703A3 (en) Identifying and accessing individual memory devices in a memory channel
WO2007005891A3 (en) Micro-tile memory interfaces
WO2007005693A3 (en) Memory controller interface for micro-tiled memory access
TW200629295A (en) Memory bit line segment isolation
WO2007098044A8 (en) Multi-bit memory cell having electrically floating body transistor, and method of programming and reading same
WO2005119695A3 (en) Memory device with user configurable density/performance
WO2005101182A3 (en) Integrated circuit capable of pre-fetching data
WO2005081799A3 (en) Upgradeable and reconfigurable programmable logic device
TW200605071A (en) Nonvolatile memory device using serial diode cell
WO2007134247A3 (en) Dynamic cell bit resolution
WO2007005551A3 (en) Automatic detection of micro-tile enabled memory
TW200636718A (en) Nonvolatile semiconductor memory device
WO2007038225A3 (en) A memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
WO2009044904A3 (en) Semiconductor memory device
DE602006016041D1 (en) Magnetic random access memory array with bit / word lines for common write select and read operations
TW201129985A (en) Non-volatile memory array architecture incorporating 1T-1R near 4F2 memory cell
TWI266326B (en) Nonvolatile semiconductor memory device having protection function for each memory block
TW200634843A (en) Page buffer circuit of flash memory device
TW200742043A (en) Multiple port memory having a plurality of paraller connected trench capacitors in a cell
TW200634838A (en) Page buffer of flash memory device with improved program operation performance and program operation control method
WO2008036589A3 (en) Randomizing current consumption in memory devices
WO2009013819A1 (en) Semiconductor memory device
WO2003050690A3 (en) Sequential nibble burst ordering for data
WO2003007303A3 (en) Memory device having different burst order addressing for read and write operations
TW200623399A (en) Charge trap insulator memory device

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
ENP Entry into the national phase

Ref document number: 2008519647

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 2006774396

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020077030913

Country of ref document: KR

NENP Non-entry into the national phase

Ref country code: DE