WO2006132840A2 - Memory system with error detection and retry modes of operation - Google Patents
Memory system with error detection and retry modes of operation Download PDFInfo
- Publication number
- WO2006132840A2 WO2006132840A2 PCT/US2006/020698 US2006020698W WO2006132840A2 WO 2006132840 A2 WO2006132840 A2 WO 2006132840A2 US 2006020698 W US2006020698 W US 2006020698W WO 2006132840 A2 WO2006132840 A2 WO 2006132840A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- data
- error
- memory device
- controller
- transmit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/006—Identification
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0745—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in an input/output transactions management context
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0766—Error or fault reporting or storing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0793—Remedial or corrective actions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1068—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in sector programmable memories, e.g. flash disk
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
- G06F11/141—Saving, restoring, recovering or retrying at machine instruction level for bus or memory accesses
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/1443—Transmit or communication errors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0614—Improving the reliability of storage systems
- G06F3/0619—Improving the reliability of storage systems in relation to data integrity, e.g. data losses, bit errors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0638—Organizing or formatting or addressing of data
- G06F3/064—Management of blocks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/52—Protection of memory contents; Detection of errors in memory contents
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0061—Error detection codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0072—Error control for data other than payload data, e.g. control data
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/08—Arrangements for detecting or preventing errors in the information received by repeating transmission, e.g. Verdan system
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
- H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
- H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
- H04L1/1809—Selective-repeat protocols
Definitions
- the subject matter disclosed herein relates generally to the memory systems, and in particular to memory systems having error detection, error correction and/or retry modes of operation.
- Low bit-error-rate (BER) communication of data over a communications channel is often considered an important requirement in many systems. Li the case of memory devices and systems, fulfilling this requirement is increasingly difficult due to signaling and circuit limitations, hi future memory devices and systems, scaling of interface circuitry to accommodate higher data rates may be restricted by transistor sensitivity and threshold limits, hi addition, even though interconnect lengths and a loss tangent may be constant, the higher data rates will increase noise due to an increased bandwidth. Given constraints on interface overhead and latency, developing faster interfaces with a low BER may become more challenging and expensive. This poses a problem, since conventional interfaces in memory devices and systems typically have an extremely low BER.
- the BER in the interface in a dynamic random access memory (DRAM) is typically less than a soft error rate in the DRAM core, i.e., less than 10 "30 . If the BER in the interface increases in future high-speed designs, ensuring reliability with different processes, systems and environments for conventional memory devices and systems may be difficult.
- DRAM dynamic random access memory
- Figure 1 is a block diagram illustrating an embodiment of a memory system.
- Figure 2A is a block diagram illustrating an embodiment of a memory device.
- Figure 2B is a block diagram illustrating an embodiment of a memory device.
- Figure 3 A is a diagram illustrating a data stream in an embodiment of a memory system.
- Figure 3B is a diagram illustrating a data stream in an embodiment of a data stream.
- Figure 4 is a frequency usage diagram illustrating frequency bands of two subchannels in an embodiment of a memory system.
- Figure 5 is a block diagram illustrating management of a memory buffer in an embodiment of a memory system.
- Figure 6 is a flow diagram illustrating a method of operation of an embodiment of a memory system.
- Figure 7 is a flow diagram illustrating a method of operation of an embodiment of a memory system.
- Figure 8 is a block diagram illustrating an embodiment of a memory system.
- Like reference numerals refer to corresponding parts throughout the drawings.
- a memory controller includes a link interface, at least one transmitter coupled to the link interface to transmit first data and an error protection generator coupled to the transmitter.
- the error protection generator dynamically adds an error detection code to at least a portion of the first data. Dynamic adding should be understood to refer to incorporating pre-existing error detection code information into at least a portion of the transmit data (such as in one or more data packets), and/or generating error detection code information in real time in accordance with at least a portion of the transmit data, which is then incorporated in at least the portion of the first data.
- the error protection generator may dynamically add an error correction code to at least a portion of the first data.
- Dynamic should be understood to refer to incorporating pre-existing error correction code information into at least a portion of the first data (such as in one or more data packets), and/or generating error correction code information in real time in accordance with at least a portion of the first data, which is then incorporated in at least the portion of the first data.
- the controller also includes at least one receiver coupled to the link interface to receive second data, and error detection logic.
- the error detection logic determines if the second data received by the controller contains at least one error and, if an error is detected, asserts an error condition, hi other embodiments, a memory device, coupled to the controller, determines that the second data received by the memory device from the controller contains at least one error, asserts the respective error condition and notifies the controller.
- the controller performs a retry remedial action if a respective error condition is asserted.
- the retry remedial action may include retry information transmitted from the controller to the memory device.
- the retry information may include requesting that the memory device re-transmit the second data with at least a portion of the second data having error protection provided by an error correction code that is dynamically generated.
- the retry remedial action may be based at least in part on retry information transmitted from the memory device to the controller, hi these embodiments, the retry information may include requesting that the controller re-transmit the first data with at least a portion of the first data having error protection provided by an error correction code that is dynamically added by the error protection generator.
- the memory may also include control logic.
- the controller includes the control logic.
- the control logic may delay subsequent write operations to the memory device until the retry remedial action is completed, may delay command operations to a location in the memory device corresponding to the first data until the retry remedial action is completed, or may reorder receive data after the retry remedial action is completed in order to restore the second data received from the memory device during remedial action to a position corresponding to an original sequence of command operations.
- the memory may also include a memory buffer.
- the first data to be transmitted to the memory device may be temporarily stored in the memory buffer and, if a read to a location in the memory device corresponding to the first data occurs during the retry remedial action, the first data is obtained from the memory buffer.
- a memory system includes a link having at least one signal line, a controller, and a memory device.
- the controller includes at least one transmitter coupled to the link to transmit first data, a first error protection generator coupled to the transmitter, at least one receiver coupled to the link to receive second data, and a first error detection logic to determine if the second data received by the controller contains at least one error and, if an error is detected, to assert a first error condition.
- the first error protection generator dynamically adds an error detection code to at least a portion of the first data.
- the memory device includes at least one transmitter coupled to the link to transmit the second data, a second error protection generator coupled to the transmitter, at least one receiver coupled to the link to receive the first data, and a second error detection logic to determine if the first data received by the memory device contains at least one error and, if an error is detected, to assert a second error condition.
- the second error protection generator dynamically adds an error detection code to at least a portion of the second data. If a respective error condition is asserted, the respective error condition is communicated between the controller and the memory device and retry remedial action is performed.
- the embodiments allow occasional interconnect- or communications-channel-induced bit errors and thereby may allow a reduction in the BER requirements of the interconnect. Such an additional degree of freedom may enable memory interconnects having increased bandwidth at lower cost and with less complexity.
- Figure 1 illustrates an embodiment of a memory system 50.
- the memory system 50 includes at least one controller 110 and one or more memory devices 104. While Figure 1 illustrates the memory system 50 having one controller 110 and three memory devices 104, other embodiments may have additional controllers and fewer or more memory devices 104.
- the controller has control logic 112 and each memory device 104 has control logic 106. hi other embodiments, some of the memory device 104 may not have the control logic 106.
- Two or more of the memory devices, such as memory devices 104-1 and 104-2, may be configured as a memory bank 108.
- controller 110 and the memory devices 104 are connected by signal lines
- the signal lines 102 may correspond to an interconnect, an interface, a bus, and/or a back plane.
- the signal lines 102 may be used for inter-chip communication, such as between one or more semiconductor chips or dies, or for communication within a semiconductor chip, also known as intra-chip communication, such as between modules in an integrated circuit.
- the signal lines 102 may be used for bi-directional and/or uni-directional communications between the controller 110 and one or more of the memory devices 104. Bi-directional communication may be simultaneous.
- one or more of the signal lines 102 and the corresponding transmitters may be dynamically configured, for example, by control logic 112, for bi-directional and/or uni-directional communications.
- Data may be communicated on one or more of the signal lines 102 using one or more sub-channels.
- Figure 4 shows the frequency response, magnitude 410 as a function of frequency 412, for two such sub-channels.
- a baseband sub-channel 414 corresponds to a first band of frequencies 416.
- a passband sub-channel 418 corresponds to a second band of frequencies 420.
- the baseband sub-channel 414 may not contain DC (i.e., does not include 0 Hz). While Figure 4 illustrates two sub-channels, other embodiments may have fewer or more sub-channels.
- the first frequency band 416 and the second frequency band 420 are illustrated as being orthogonal, in some embodiments there may be substantial overlap of one or more neighboring pairs of frequency bands.
- a respective sub-channel may also correspond to a group of frequency bands.
- control logic 112 may be configured to dynamically allocate and/or adjust one or more bands of frequencies, such as the first band of frequencies 416 ( Figure 4) and/or the second band of frequencies 420 ( Figure 4), based on a predetermined data rate, for example, multiple gigabits per second ("Gbits/s" or "Gbps"), between the controller 110 and at least one of the memory devices 104 and/or the predetermined data rate between at least one of the memory devices 104 and the controller 110.
- a predetermined data rate for example, multiple gigabits per second (“Gbits/s" or "Gbps"
- the control logic 112 may dynamically allocate and/or adjust one or more bands of frequencies in at least one signal line 102 by adjusting at least one corresponding transmitter, such as one of the transmitters 134 ( Figure 2A), and at least one corresponding receiver, such as one of the receivers 212 ( Figure 2B). hi this example, adjustments to at least one of the transmitters 134 ( Figure 2A) and/or at least one of the receivers 212 ( Figure 2B) may be communicated from the controller 110 to at least one of the memory devices 104 using at least one of the signal lines 102.
- Figure 2 A illustrates an embodiment 100 of the controller 110 including the control logic 112, which oversees operation of the controller 110. Data enters a write queue 114.
- Respective write data 116 is coupled to a modulator 126, at least one error protection generator 130 and at least one of the transmitters 134. At least one of the error protection generators 130 dynamically adds an error detection code, such as one or more parity bits or a parity code, to at least a portion of the respective write data 116. In some embodiments, at least one of the error protection generators 130 may dynamically add an error correction code (ECC), such as a Bose-Chaudhuri-Hochquenghem (BCH) code, to at least a portion of the respective write data 116.
- ECC error correction code
- At least one of the transmitters 134 transmits the respective write data 116 to at least one memory device, such as one of the memory devices 104 ( Figure 1), using at least one signal line 144.
- at least one of the transmitters 134 may also perform a parallel-to-serial conversion.
- Read data on at least one of the signal lines 144 is received from at least one memory device, such as one of the memory devices 104 ( Figure 1), using at least one of the receivers 136. hi some embodiments, at least one of the receivers 136 may also perform a serial-to-parallel conversion.
- the read data is coupled to error detection logic 132 (which includes one or more error detectors), a de-modulator 128 and a read queue 118.
- the read data includes respective read data 120.
- error detection logic 132 determines if the respective read data 120 received by the controller 110 contains at least one error. For example, error detection logic 132 may detect an error using a multi-bit XOR operation in conjunction with one or more parity bits in the respective read data 120.
- error detection logic 132 asserts an error condition.
- at least one memory device such as one of the memory devices 104 ( Figure 1), determines that the respective write data 116 received by at least the one memory device from the controller 110 contains at least one error, asserts the respective error condition and notifies the controller 110.
- retry logic which in embodiment 100 is in the control logic 112 but in other embodiments may be a separate component in the controller 110, performs a retry remedial action.
- the retry logic may include hardware, such as logic gates to detect and/or interpret the respective error condition, and/or software, including instructions corresponding to the retry remedial action.
- the retry remedial action enables transmit and receive data rates greater than a first threshold with an error rate lower than a second threshold.
- the first threshold is 1 Gbps, 2 Gbps, 5 Gbps or 10 Gbps.
- the second threshold is half or one-quarter the data rate of the first threshold.
- the modulator 126 and the de-modulator 128 in the controller 110 implement bit-to-symbol coding and symbol-to-bit coding, respectively.
- the modulator 126 and the de-modulator 128 are optional.
- the relative order of the modulator 126 and the error protection generators 130, and the de-modulator 128 and the error detection logic 132 may be reversed.
- Suitable symbol coding may include two or more level pulse amplitude modulation (PAM), such as two-level pulse amplitude modulation (2PAM), four-level pulse amplitude modulation (4PAM), eight-level pulse amplitude modulation (8PAM), sixteen-level pulse amplitude modulation (16PAM) or a higher level pulse amplitude modulation.
- PAM level pulse amplitude modulation
- multi-level PAM is also referred to as multi-level on-off keying (OOK), such as two-level on-off keying (2OOK), four-level on-off keying (4OOK), eight -level on-off keying (8OOK) or a higher level on-off keying.
- Suitable coding in one or more passband sub-channels may also include two or more level quadrature amplitude modulation (QAM).
- QAM level quadrature amplitude modulation
- the controller 110 also includes a control or command link using at least one of the signal lines 144, such as signal line 144_1.
- Command operations in the write queue 114 and/or the read queue 118 are coupled to a multiplexer 124, at least one of the error protection generators 130 and at least one of the transmitters 134, such as transmitter 134-1.
- the transmitter 134-1 transmits the command operation on the signal line 144_1.
- the controller 110 may also be coupled to a retry link 146, including one or more signal lines and/or sub-channels. Retry information on the retry link 146 is received in one or more receivers, such as transmitter/receiver 138, and coupled to the control logic 112.
- the transmitters 134, the receivers 136 and the transmitter/receiver 138 are coupled to at least one voltage generator 140 and at least one clock generator 142.
- the voltage generator 140 generates one or more voltage signals that set signal levels of one or more of the transmitters 134, the receivers 136 and/or the transmitter/receiver 138.
- the clock generator 142 generates one or more clock signals that control timing of transmitting and receiving of data by one or more of the transmitters 134, the receivers 136 and/or the transmitter/receiver 138.
- the controller 110 may have fewer or more components. Functions of two or more components (as described above) may be implemented in a single component. Alternatively, functions of some components, such as the modulator 126 and/or the de-modulator 128, may be implemented in additional instances of the components. While the embodiment 100 illustrates one transmitter/receiver 138, one transmitter 134-1, two transmitters 134-2 and 134-3, and two receivers 136, there may be fewer or more of these components. And while the signal lines 144 and 146 have been illustrated as uni-directional, as noted previously one or more of the signal lines may be bidirectional. This may include simultaneous bi-directional communication as well as dynamic configuration of one or more of the signal lines 144 and/or 146.
- Figure 2B illustrates an embodiment 200 of a memory device 210 including control logic 232, which oversees operation of the memory device 210.
- a read command operation from the controller 110 may be received on signal line 144_1, which is a command link, by receiver 212-1.
- the receiver 212-1 is coupled at least one error detection logic, such as error detection logic 222-1, mask logic 230 and storage array 234.
- Read data at a corresponding location in the storage array 234 is coupled to a modulator 228, at least one error protection generator 224 and at least one of the transmitters 214.
- at least one of the transmitters 214 may also perform a parallel-to-serial conversion.
- the read data includes the respective read data 120 discussed above with respect to Figure 2A.
- At least one of the error protection generators 224 dynamically adds an error detection code, such as one or more parity bits or a parity code, to at least a portion of the read data. In some embodiments, at least one of the error protection generators 224 may dynamically add an error correction code (ECC), such as a BCH code, to at least a portion of the read data.
- ECC error correction code
- At least one of the transmitters 214 transmits the read data to the controller 110 ( Figure 2A) using at least one signal line 144.
- Write data on at least one of the signal lines 144 is received from the controller 110 ( Figure 2A) using at least one of the receivers 212. In some embodiments, at least one of the receivers 212 may also perform a serial-to-parallel conversion.
- the write data is coupled to at least one error detection logic 222, a de-modulator 226 and the storage array 234.
- the write data includes the respective write data 116 discussed above with respect to Figure 2A.
- at least one error detection logic 222 determines if the respective write data 116 ( Figure 2A) received by the memory device 210 contains at least one error.
- at least one error detection logic 222 may detect an error using a multi-bit XOR operation in conjunction with one or more parity bits in the respective write data 116 ( Figure 2A). If an error is detected, at least one error detection logic 222 asserts an error condition.
- the controller 110 determines that the respective read data 120 ( Figure 2A) received by the controller 110 ( Figure 2A) from the memory device 210 contains at least one error, asserts the respective error condition and notifies the memory device 210.
- retry logic which in embodiment 200 is in the control logic 232 but in other embodiments maybe a separate component in the memory device 210, performs a retry remedial action in a mode of operation of the memory device 210.
- the retry logic may include hardware, such as logic gates to detect and/or interpret the respective error condition, and/or software, including instructions corresponding to the retry remedial action.
- the retry remedial action enables transmit and receive data rates greater than a first threshold with an error rate lower than a second threshold.
- the first threshold is 1 Gbps, 2 Gbps, 5 Gbps or 10 Gbps.
- the second threshold is half or one- quarter the data rate of the first threshold.
- the modulator 228 and the de-modulator 226 in the memory device 210 implement bit-to-symbol coding and symbol-to-bit coding, respectively.
- the modulator 228 and the de-modulator 226 are optional.
- the relative order of the modulator 228 and the error detection logic 222, and the de-modulator 226 and the error protection generator 224 may be reversed.
- Suitable symbol coding may include two or more level pulse amplitude modulation (PAM), such as two-level pulse amplitude modulation (2PAM), four-level pulse amplitude modulation (4PAM), eight-level pulse amplitude modulation (8PAM), sixteen-level pulse amplitude modulation (16PAM) or a higher level pulse amplitude modulation.
- PAM level pulse amplitude modulation
- 2PAM two-level pulse amplitude modulation
- 4PAM four-level pulse amplitude modulation
- 8PAM eight-level pulse amplitude modulation
- sixteen-level pulse amplitude modulation 16PAM or a higher level pulse amplitude modulation.
- multilevel PAM is also referred to as multi-level on-off keying (OOK), such as two-level on-off keying (2OOK) or a higher level on-off keying.
- OOK multi-level on-off keying
- Suitable coding in one or more passband sub-channels may also include two or more level quadrature amplitude modulation (QAM).
- the memory device 210 may also include the retry link 146, including one or more signal lines and/or sub-channels. Retry information is coupled from the control logic 232 to one or more transmitters, such as the transmitter/receiver 216, and onto the signal line 144.
- the transmitters 214, the receivers 212 and the transmitter/receiver 216 are coupled to at least one voltage generator 220 and at least one clock generator 218.
- the voltage generator 220 generates one or more voltage signals that set signal levels of one or more of the transmitters 214, the receivers 212 and/or the transmitter/receiver 216.
- the clock generator 218 generates one or more clock signals that control timing of transmitting and receiving of data by one or more of the transmitters 214, the receivers 212 and/or the transmitter/receiver 216.
- the memory device 210 may have fewer or more components. Functions of two or more components may be implemented in a single component.
- functions of some components may be implemented in additional instances of the components. While the embodiment 200 illustrates one receiver 212-1, one transmitter/receiver 216, two transmitters 214 and two receivers 212-2 and 212-3, there may be fewer or more of these components. And while the signal lines 144 and 146 have been illustrated as uni-directional, as noted previously one or more of the signal lines may be bi-directional. This may include simultaneous bi-directional communication as well as dynamic configuration of one or more of the signal lines 144 and/or 146.
- the controller 110 may enter a mode of operation where the retry logic performs the retry remedial action
- the retry remedial action may include retry information transmitted from the controller 110 to a memory device (such as one of the memory devices 104, Figure 1, or the memory device 210, Figure 2B) from which corrupted data (e.g., respective read data 120 containing at least one error) was received.
- the retry information may include a request that the memory device re-transmit the respective read data 120, or it may include a request that the memory device re-transmit the respective read data 120 with at least a portion of the respective read data 120 having error protection.
- the error protection may be provided by one or more ECC values that are dynamically generated in the memory device using, for example, at least one of the error protection generators 224.
- the ECC values may include BCH codes.
- BCH codes are a sub-class of cyclic codes.
- the BCH codes have a range of code lengths and effectiveness, i.e., code gain, in correcting errors. Overhead associated with BCH codes ranges from around 65 to 100%.
- An important subclass of the BCH codes are Reed-Solomon codes.
- the Reed-Solomon codes are linear block codes. They are specified as RS(n,k), where k is a number of data symbols having s bits, n is a number of symbol codewords. As a consequence, there are n-k parity symbols having s bits.
- a respective BCH code may be generated based on a corresponding code generator polynomial g(x) using a shift register with feedback.
- a suitable ECC may be selected based on acceptable overhead, implementation complexity and cost, additional latency to generate and decode the ECC, and an acceptable corrected BER.
- the retry remedial action may be based at least in part on retry information transmitted from a memory device, such as memory device 210, to the controller 110.
- the retry information may include a request that the controller 110 re-transmit the respective write data 116 and/or command operation.
- the retry information may include a request that the controller 110 retransmit the respective write data 116 and/or command operation with at least a portion of the respective write data 116 and/or command operation having error protection provided by an ECC that is dynamically added by at least one of the error protection generators 130.
- the ECC may include one of the BCH codes.
- data may be re-transmitted by at least one memory device, such as the memory device 210, with an improved BER.
- the retry information transmitted from the controller 110 to a memory device may include a request that the memory device re-transmit the respective read data 120; a request that at least the one memory device re-transmit the respective read data 120 using a circuit having a power greater than that used in a previous transmission for improved transmit characteristics; a request that at least the one memory device re-transmit the respective read data 120 with one symbol per clock cycle (as opposed to transmitting on both rising and falling clock edges); a request that at least the one memory device re-transmit the respective read data 120 including an error correction code; a request that the memory device re-transmit the respective read data 120 at a data rate that is less than that used in the previous transmission by adjusting, for example, the clock generator 218 ( Figure 2B); a request that the memory device re-transmit the respective read data 120 in a data
- the predetermined idle time may include several clock cycles.
- data may be re-transmitted by the controller 110 with an improved BER.
- the retry information transmitted from a memory device, such as the memory device 210, to the controller 110 may include a request that the controller 110 re-transmit the respective write data 116 and/or command operation; a request that the controller 110 re-transmit the respective write data 116 and/or command operation using a circuit having a power greater than that used in a previous transmission for improved transmit characteristics; a request that the controller 110 re-transmit the respective write data 116 and/or command operation at a data rate that is less than that used in the previous transmission by adjusting the clock generator 142; a request that the controller 110 re-transmit the respective write data 116 and/or command operation in a data stream with blanks inserted before and after the respective write data 116 and/or command operation to have the intersymbol interference that is less than that in the previous transmission; a
- the predetermined idle time may have a duration of, for example, 1 symbol period or 2 symbol periods, where a symbol period is the amount of time associated with the transmission of each symbol of the write data.
- Figures 3A and 3B illustrate data streams in a system with improved BER, using a mode of operation in a controller 110 or memory device 210 in which data is retransmitted by the controller 110 or memory device 210.
- Figure 3A illustrates a data stream in an embodiment in which a data packet 310, corresponding to the respective write data 116, a command operation or the respective read data 120, is re-transmitted in a data stream with blanks inserted 314 between the data packet 310 and other data packets 312 to reduce the intersymbol interference relative to the intersymbol interference in the previous transmission, either to the controller 110 or the memory device 210, without the blanks inserted 314 between the data packet 310.
- Figure 3B illustrates a data stream in an embodiment in which a data packet 330, corresponding to the respective write data 116, a command operation or the respective read data 120, is re-transmitted with a voltage swing that is greater than the voltage swing for other data packets 332.
- control logic 112 may delay subsequent write operation commands to a memory device, such as the memory device 210 ( Figure 2B), until the retry remedial action is completed, may delay command operations to a location in the memory device corresponding to the respective write data 116 or the respective read data 120 until the retry remedial action is completed and/or may reorder received read data after the retry remedial action is completed in order to restore the respective read data 120 received from the memory device during remedial action to a position corresponding to an original sequence of command operations.
- Special handling during retry remedial action associated with the respective write data 116 may also be implemented using a memory buffer 122 in the controller 110.
- the write data transmitted to at least one memory device such as the memory device 210, may be temporarily stored in the memory buffer 122. If a read command operation to a location in at least the one memory device corresponding to the respective write data 116 occurs during the retry remedial action, the respective write data 116 may be obtained from the memory buffer 122.
- the write data in the memory buffer 122 is used to respond to read requests to memory locations matching the memory locations of the buffered write data.
- the respective write data 116 may be obtained from the write queue 114 if a read command operation to a location in at least the one memory device corresponding to the respective write data 116 occurs during the retry remedial action. This may not be possible, however, if a partial write is being performed using byte masking.
- Figure 5 illustrates an embodiment 500 for controlling the memory buffer 122.
- a memory address 510 corresponding to one or more command operations 522 is compared to memory addresses 514, corresponding to write data temporarily stored in the memory buffer 122, using comparators 512 and OR gate 516.
- memory buffer manager 524 may continuously store and remove write data from the memory buffer 122 when an opportunity occurs based on the command operations 522.
- the memory buffer 122 may be implemented as FIFO memory with one or more storage locations.
- Embodiment 500 illustrates a memory buffer 122 having two storage locations.
- the retry logic 518 may instruct the memory buffer 122 to provide the respective write data 116 if a read command operation to one of the memory addresses 514 (each corresponding to a location in a memory device) occurs during the retry remedial action.
- a memory buffer storage location is empty, its corresponding address 514 is set to a value outside the address range of the memory devices serviced by the memory buffer 122.
- the memory device 210 may enter a mode of operation where the retry logic performs the retry remedial action.
- the retry remedial action performed in this mode of operation may include transmitting retry information from the memory device 210 to the controller 110 ( Figure 2A).
- the retry information may include a request that the controller 110 ( Figure 2A) re-transmit the respective write data 116 ( Figure 2A) and/or at least one command operation with at least a portion of the respective write data 116 ( Figure 2A) having error protection provided by an ECC that is dynamically generated in controller 110 ( Figure 2A).
- the ECC may be generating using, for example, one of the error protection generators 130.
- the ECC may include one of the BCH codes.
- the retry remedial action may be based at least in part on retry information transmitted from the controller 110 ( Figure 2A) to the memory device 210.
- the retry information may include a request that the memory device 210 re-transmit the respective read data 120 ( Figure 2A) with at least a portion of the respective read data 120 ( Figure 2A) having error protection provided by an ECC that is dynamically added by at least one of the error protection generators 224.
- the ECC may include one of the BCH codes.
- data may be re-transmitted by the memory device 210 with an improved BER.
- the retry information transmitted from the controller 110 ( Figure 2A) to the memory device 210 may include a request that the memory device 210 re-transmit the respective read data 120 ( Figure 2A); a request that the memory device 210 re-transmit the respective read data 120 ( Figure 2A) using a circuit having a power than that used in a previous transmission for improved transmit characteristics; a request that the memory device 210 re-transmit the respective read data 120 ( Figure 2A) at a data rate that is less than that in the previous transmission by adjusting the clock generator 218; a request that the memory device 210 re-transmit the respective read data 120 ( Figure 2A) in a data stream with blanks inserted before and after the respective read data 120 to have the intersymbol interference that is less than the intersymbol interference in the previous transmission (as illustrated in Figure 3A); a request
- the predetermined idle time may have a duration of, for example, 1 symbol period or 2 symbol periods, where a symbol period is the amount of time associated with the transmission of each symbol of the read data.
- data may be re-transmitted by the controller 110 with an improved BER.
- the retry information transmitted from the memory device 210 ( Figure 2B) to the controller 110 may include a request that the controller 110 re-transmit the respective write data 116 and/or command operation; a request that the controller 110 re-transmit the respective write data 116 and/or command operation using a circuit having a power greater than in a previous transmission for improved transmit characteristics; a request that the controller 110 re-transmit the respective write data 116 and/or command operation at a data rate less than in the previous transmission by adjusting the clock generator 142; a request that the controller 110 re-transmit the respective write data 116 and/or command operation in a data stream with blanks inserted before and after the respective write data 116 and/or command operation to have the intersymbol interference that is less than the intersymbol interference in the previous transmission; a request that the controller 110 re-transmit the respective write data 116 and/or command operation with
- the predetermined idle time may have a duration of, for example, 1 symbol period or 2 symbol periods, where a symbol period is the amount of time associated with the transmission of each symbol of the write data.
- special handling may be needed for the retry remedial action in some of the embodiments of the mode of operation of the memory device 210. For example, if an error is detected in a respective command operation on the command link, such as a read operation, the control logic 232 may use the mask logic 230 to mask the respective command operation from the storage array 234. Retry information may be transmitted to the controller 110 ( Figure 2A) to ensure that the respective command operation is re-transmitted by the controller 110.
- Special handling during retry remedial action associated with the respective read data 120 may be implemented using a memory buffer 236 in the memory device 210 to avoid data hazards.
- the read data transmitted to the controller 110 may be temporarily stored in the memory buffer 236. If a read command operation to a location in the storage array 234, corresponding to respective read data 120 ( Figure 2A) in the memory buffer 236, occurs during the retry remedial action, the respective read data 120 ( Figure 2A) may be obtained from the memory buffer 236 instead of the storage array 234.
- the memory buffer 236 may be included in the storage array 234.
- the retry information may be transmitted using at least one command operation signal line, such as the signal line 144_1, at least one of the data signal lines, such as signal line 144_2, at least one dedicated retry signal line, such as the signal line 146 and/or at least one sub-channel, such as the passband sub-channel 418 ( Figure 4) corresponding to at least one band of frequencies in at least one of the signal lines 144 and/or 146.
- Communication using at least one signal line, such as the signal line 144_2 may be uni-direction or bi-direction, including simultaneous bi-directional communication or a dynamically configured communication direction.
- Some memory systems may have command links, such as that on signal line 144_1, with data rates substantially lower than the data rate on signal links, such as signal lines 144_2 through 144_5. If the data rate of the command link is low enough that the effective BER over that link is sufficiently low, additional error protection, such as ECC, may not be needed. If the data rate over the command link is high enough that BER is higher than the acceptable level (such as data rates in the multi-GHz range) at least a portion of control or command packets, containing command operations, may be protected using an error detection code, such as parity bits or a parity code, and/or an ECC.
- ECC error detection code
- error detection codes or error correction codes may be implemented using error protection generator 130-1 ( Figure 2A) and error detection logic 222-1.
- ECC error detection code
- Figure 2A error detection logic 222-1
- a combination of an ECC on a selected portion of the command packet bits and an error detection code on a remainder may be useful in reducing the overhead.
- an ECC could be used on the elective bit fields in the command packet. The elective bit fields are sensitive in the sense that they can cause erroneous operations that are difficult to recover from, such as row address and commands operations (activate, precharge, read, write, refresh).
- the controller is configured to ignore the memory operation results (e.g., read data) produced when an error in a respective command packet is detected a memory devices.
- the controller is further configured to recover the original state of any memory device that received an erroneous memory command packet when an error in the command packet adversely affects the state of the memory device that received the command packet. Configuring the controller 110 to track and recover from all possible erroneous operations adds complexity to the controller 110. There may also be a performance penalty.
- the control logic 112 may select WRl-X as a next transaction.
- At least one of the error protection generators 130 may generate error-detection information from the write data and/or command operation.
- the data and command are transmitted using at least one of the transmitters 134.
- the data and command are received in at least one of the memory devices, such as the memory device 210 ( Figure 2B).
- the error-detection information is checked using at least one error detection logic 222 ( Figure 2B).
- the controller 110 holds the read transaction RD 1 -X in the read queue 118 until the re-transmitted write transaction has finished.
- the controller may allow the read transaction RDl-X in the read queue 118 to complete by returning write data for WRl-X that is stored in the write queue 114 or the memory buffer 122 for the read transaction.
- WRl-X is a partial write (e.g., using byte masking) into address X in the storage array 234 ( Figure 2B), since part of the data needed for the RDl-X transaction may be in the memory device 210 ( Figure 2B) and another part may be in the write queue 114 or the memory buffer 122 in the controller 110.
- the write queue 114 receives transaction or command operation WR2-X (where X is an address in at least one memory device).
- the control logic 112 may select WR2-X as the next transaction.
- At least one error protection generator 130 may generate error-detection information for the write command operation.
- the write command operation is transmitted using at least one transmitter 134 to at least one memory device, such as the memory device 210 ( Figure 2B).
- the write command operation is received in the memory device 210 ( Figure 2B).
- the error-detection information is checked using at least one error detection logic 222 ( Figure 2B). If an error is detected, the respective error condition is asserted. In some embodiments, the incorrect write command operation is masked from the storage array 234 ( Figure 2B).
- Retry information is asserted by the control logic 232 ( Figure 2B) and transmitted to the controller 110 using, for example, the retry link 146.
- the controller 110 Upon receiving the retry information, the controller 110 enters a special mode of operation.
- the controller 110 performs remedial actions in this mode of operation.
- the controller 110 may re-transmit the write command operation.
- re-transmission may use an ECC on at least a portion of the write command operation and/or relaxed conditions to improve the BER and avoid a second error.
- the controller 110 exits the special mode of operation.
- the read queue 118 receives a transaction or command operation RD2-X (where X is an address in at least one memory device).
- the control logic 112 may select RD2-X as the next transaction.
- At least one error protection generator 130 may generate error-detection information for the read command operation.
- the read command operation is transmitted using at least one transmitter 134 to at least one memory device, such as the memory device 210.
- the read command operation is received in the memory device 210.
- the error-detection information is checked by the memory device using at least one error detection logic 222.
- the control logic 232 in the memory device 210 accesses the read data at address X in the storage array 234.
- At least one error protection generator 224 may generate error-detection information for the read data.
- the read data is transmitted using at least one of the memory device's transmitters 214, and is then received in the controller 110.
- the error-detection information is checked using at least one error detection logic 132. If an error is detected, the respective error condition is asserted and the controller 110 enters a special mode of operation. The incorrect read data may be discarded.
- the controller 110 performs remedial actions in the special mode of operation.
- the controller 110 may transmit retry information to the memory device 210 ( Figure 2B) using, for example, the retry link 146. Upon receiving the retry information, the memory device 210 ( Figure 2B) may re-transmit the read data.
- re-transmission may use an ECC on at least a portion of the read data and/or relaxed conditions to improve the BER and avoid a second error.
- the controller 110 exits the special mode of operation.
- the controller 110 in the special mode of operation associated with a read error from the memory device 210 ( Figure 2B), a read- write hazard has occurred. If the write transaction were allowed to proceed, it might overwrite the old data at address X in the storage array 234 ( Figure 2B) that is to be read when the RD2-X transaction is re-transmitted during the remedial action, hi some embodiments, the controller 110 holds the write transaction WR3-X in the write queue 114 until the re-transmitted read transaction has finished.
- Figure 6 illustrates an embodiment of a method or process for the error detection and remedial action in either the controller 110 or the memory device 210 ( Figure 2B).
- Data is received (610).
- a determination is made if an error occurred (612). If no error occurred, the procedure continues. If an error occurred, an error condition is asserted (614), remedial action is performed (616) and the procedure repeats, hi some embodiments, there may be fewer or additional operations, an order of the operations may be rearranged and/or two or more operations may be combined.
- Figure 7 illustrates an embodiment of a method or process for the error detection and remedial action in either the controller 110 or the memory device 210.
- An error detection code is added to at least a portion of data (710).
- the data is transmitted (712).
- a determination is made if an error occurred (714). If no error occurred, the procedure continues. If an error occurred, an error condition is asserted (716), a remedial action is performed (718) and the procedure repeats, starting at the data transmission operation (712).
- there maybe fewer or additional operations an order of the operations may be rearranged and/or two or more operations may be combined.
- the error detection and retry modes of operation and method are well-suited for use in improving communication in memory systems and devices. They are also well- suited for use in improving communication between a memory controller chip and a DRAM chip.
- the DRAM chip may be either on the same printed circuit board as the controller or embedded in a memory module.
- the apparatus and methods described herein may also be applied to other memory technologies, such as static random access memory (SRAM) and electrically erasable programmable read-only memory (EEPROM).
- SRAM static random access memory
- EEPROM electrically erasable programmable read-only memory
- Devices and circuits described herein can be implemented using computer aided design tools available in the art, and embodied by computer readable files containing software descriptions of such circuits, at behavioral, register transfer, logic component, transistor and layout geometry level descriptions stored on storage media or communicated by carrier waves.
- Data formats in which such descriptions can be implemented include, but are not limited to, formats supporting behavioral languages like C, formats supporting register transfer level RTL languages like Verilog and VHDL, and formats supporting geometry description languages like GDSII, GDSIII, GDSIV, CIF, MEBES and other suitable formats and languages.
- Data transfers of such files on machine readable media including carrier waves can be done electronically over the diverse media on the Internet or through email, for example.
- Physical files can be implemented on machine readable media such as 4 mm magnetic tape, 8 mm magnetic tape, 3 1/2 inch floppy media, CDs, DVDs and so on.
- FIG 8 is a block diagram an embodiment of a system 800 for storing computer readable files containing software descriptions of the circuits.
- the system 800 may include at least one data processor or central processing unit (CPU) 810, a memory 814 and one or more signal lines 812 for coupling these components to one another.
- the one or more signal lines 812 may constitute one or more communications busses.
- the memory 814 may include high-speed random access memory and/or nonvolatile memory, such as one or more magnetic disk storage devices.
- the memory 814 may store a circuit compiler 816 and circuit descriptions 818.
- the circuit descriptions 818 may include circuit descriptions for transmit and receive circuits 820, one or more error protection generators 822, error detection logic 828, remedial action logic 832, a clock generator 836, voltage generator 838, memory buffer 840, write queue 842, read queue 844, mask 846, control logic 848, modulation circuits 850 and de-modulation circuits 852.
- the error protection generator 822 may include error detection code 824 and error correction code 826.
- the error detection logic 828 may include error conditions 830.
- the remedial action logic 832 may include retry information 834.
- the memory device includes a link interface, at least one transmitter coupled to the link interface to transmit the second data, an error protection generator coupled to the transmitter, a storage array for storing data, at least one receiver coupled to the link interface to receive the first data, and error detection logic to determine if the first data received by the memory device contains at least one error and, if an error is detected, to assert an error condition.
- the error protection generator may dynamically add an error detection code to at least a portion of the second data.
- the memory device may perform a retry remedial action if a respective error condition is asserted. The retry remedial action may enable transmit and receive data rates greater than a first threshold with an error rate lower than a second threshold.
- the retry remedial action may include retry information transmitted from the memory device to the controller, which is coupled to the memory device using a link having one or more signal lines.
- the retry information may include requesting that the controller retransmit the first data, requesting that the controller re-transmit the first data using a circuit having a power greater than that used in a previous transmission for improved transmit characteristics, requesting that the controller re-transmit the first data at a data rate less than that in the previous transmission, requesting that the controller re-transmit the first data in a data stream with blanks inserted before and after the first data to have the intersymbol interference that is less than the intersymbol interference in the previous transmission, requesting that the controller re-transmit the first data with one symbol per clock cycle, requesting that the controller re-transmit the first data including an error correction code, requesting that the controller re-transmit the first data with a different modulation code than that in the previous transmission, requesting that the controller re-transmit
- the retry information may be transmitted to the controller using a command operation signal line in the link, a data signal line in the link, a dedicated retry signal line, and/or a sub-channel corresponding to at least one band of frequencies in the link.
- the retry remedial action may include retry information transmitted from the memory device to the controller.
- the retry information may include requesting that the controller re-transmit the first data with at least a portion of the first data having error protection provided by an error correction code that is dynamically generated.
- the error correction code may include a Bose-Chaudhuri-Hochquenghem
- the memory device may further include control logic.
- the first data may be a read command operation and the control logic may mask the read command operation from the storage array.
- the memory device includes a link interface, at least one transmitter coupled to the link interface to transmit the second data, an error protection generator coupled to the transmitter, a storage array for storing data, at least one receiver coupled to the link interface to receive the first data, and error detection logic to determine if the first data received by the memory device contains at least one error and, if an error is detected, to receive an error condition.
- the error protection generator may dynamically add an error detection code to at least a portion of the second data.
- the memory device may perform a retry remedial action if a respective error condition is received.
- the retry remedial action may enable transmit and receive data rates greater than a first threshold with an error rate lower than a second threshold.
- the retry remedial action may include re-transmitting the second data to a controller when the controller determines that the second data received by the controller from the memory device contains at least one error, asserts the error condition and notifies the memory device.
- the retry remedial action may be based at least in part on retry information transmitted from the controller to the memory device using a link.
- the retry information may include requesting that the memory device re-transmit the second data, requesting that the memory device re-transmit the second data using a circuit having a power greater than that used in a previous transmission for improved transmit characteristics, requesting that the memory device re-transmit the second data at a data rate that is less than that in the previous transmission, requesting that the memory device re-transmit the second data with in a data stream with blanks inserted before and after the second data to have the intersymbol interference that is less than the intersymbol interference in the previous transmission, requesting that the memory device re-transmit the second data with one symbol per clock cycle, requesting that the memory device re-transmit the second data including an error correction code, requesting that the memory device re-transmit the second data with a different modulation code than that in the previous transmission, requesting that the memory device
- the retry information may be transmitted to the memory device using a command operation signal line in the link, a data signal line in the link, a dedicated retry signal line, and/or a sub-channel corresponding to at least one band of frequencies in the link.
- the error protection generator may dynamically add an error correction code to at least a portion of the second data transmitted during retry remedial action.
- the retry remedial action may be based at least in part on retry information transmitted from the controller to the memory device.
- the memory device may further include a memory buffer.
- a computer readable medium containing data representing a circuit includes a memory device.
- the memory device includes a link interface, at least one transmitter coupled to the link interface to transmit the second data, an error protection generator coupled to the transmitter, a storage array for storing data, at least one receiver coupled to the link interface to receive the first data, and error detection logic to determine if the first data received by the memory device contains at least one error and, if an error is detected, to assert an error condition.
- the error protection generator may dynamically add an error detection code to at least a portion of the second data.
- the memory device may perform a retry remedial action if a respective error condition is asserted.
- the retry remedial action may enable transmit and receive data rates greater than a first threshold with an error rate lower than a second threshold.
- the memory device includes a link interface, at least one transmitter coupled to the link interface to transmit the second data, an error protection generator coupled to the transmitter, a storage array for storing data, at least one receiver coupled to the link interface to receive the first data, and error detection logic to determine if the first data received by the memory device contains at least one error and, if an error is detected, to receive an error condition.
- the error protection generator may dynamically add an error detection code to at least a portion of the second data.
- the memory device may perform a retry remedial action if a respective error condition is received. The retry remedial action may enable transmit and receive data rates greater than a first threshold with an error rate lower than a second threshold.
- a memory mechanism includes a link interface, a first means coupled to the link interface to transmit the second data, an error protection means coupled to the first means, a storage means for storing data, a second means coupled to the link interface to receive the first data, and error detection means to determine if the first data received by the memory device contains at least one error and, if an error is detected, to assert an error condition.
- the error protection means may dynamically add an error detection code to at least a portion of the second data.
- the memory mechanism may perform a retry remedial action if a respective error condition is asserted.
- the retry remedial action may enable transmit and receive data rates greater than a first threshold with an error rate lower than a second threshold.
- a memory mechanism includes a link interface, a first means coupled to the link interface to transmit the second data, an error protection means coupled to the first means, a storage means for storing data, a second means coupled to the link interface to receive the first data, and error detection means to determine if the first data received by the memory device contains at least one error and, if an error is detected, to receive an error condition.
- the error protection means may dynamically add an error detection code to at least a portion of the second data.
- the memory mechanism may perform a retry remedial action if a respective error condition is received. The retry remedial action may enable transmit and receive data rates greater than a first threshold with an error rate lower than a second threshold.
- the retry remedial action may include re-transmitting the second data to a controller when the controller determines that the second data received by the controller from the memory device contains at least one error, asserts the error condition and notifies the memory device.
Abstract
A system and method for inductively heating a work piece. The induction heating system is coupleable to a plurality of temperature feedback devices operable to provide a signal representative of work piece temperature. The induction heating system is operable to control the output of the induction heating system based on the plurality of signals representative of work piece temperature received from the plurality of temperature feedback devices.
Description
MEMORY SYSTEM WITH ERROR DETECTION AND RETRY MODES OF
OPERATION
FIELD
[0001] The subject matter disclosed herein relates generally to the memory systems, and in particular to memory systems having error detection, error correction and/or retry modes of operation.
BACKGROUND
[0002] Low bit-error-rate (BER) communication of data over a communications channel is often considered an important requirement in many systems. Li the case of memory devices and systems, fulfilling this requirement is increasingly difficult due to signaling and circuit limitations, hi future memory devices and systems, scaling of interface circuitry to accommodate higher data rates may be restricted by transistor sensitivity and threshold limits, hi addition, even though interconnect lengths and a loss tangent may be constant, the higher data rates will increase noise due to an increased bandwidth. Given constraints on interface overhead and latency, developing faster interfaces with a low BER may become more challenging and expensive. This poses a problem, since conventional interfaces in memory devices and systems typically have an extremely low BER. For example, the BER in the interface in a dynamic random access memory (DRAM) is typically less than a soft error rate in the DRAM core, i.e., less than 10"30. If the BER in the interface increases in future high-speed designs, ensuring reliability with different processes, systems and environments for conventional memory devices and systems may be difficult.
BRIEF DESCRIPTION OF THE DRAWINGS
[0003] For a better understanding, reference should be made to the following detailed description taken in conjunction with the accompanying drawings, in which: [0004] Figure 1 is a block diagram illustrating an embodiment of a memory system.
[0005] Figure 2A is a block diagram illustrating an embodiment of a memory device.
[0006] Figure 2B is a block diagram illustrating an embodiment of a memory device.
[0007] Figure 3 A is a diagram illustrating a data stream in an embodiment of a memory system. [0008] Figure 3B is a diagram illustrating a data stream in an embodiment of a data stream.
[0009] Figure 4 is a frequency usage diagram illustrating frequency bands of two subchannels in an embodiment of a memory system.
[0010] Figure 5 is a block diagram illustrating management of a memory buffer in an embodiment of a memory system. [0011] Figure 6 is a flow diagram illustrating a method of operation of an embodiment of a memory system.
[0012] Figure 7 is a flow diagram illustrating a method of operation of an embodiment of a memory system.
[0013] Figure 8 is a block diagram illustrating an embodiment of a memory system. [0014] Like reference numerals refer to corresponding parts throughout the drawings.
DETAILED DESCRIPTION OF EMBODIMENTS
[0015] A memory controller is described. The controller includes a link interface, at least one transmitter coupled to the link interface to transmit first data and an error protection generator coupled to the transmitter. The error protection generator dynamically adds an error detection code to at least a portion of the first data. Dynamic adding should be understood to refer to incorporating pre-existing error detection code information into at least a portion of the transmit data (such as in one or more data packets), and/or generating error detection code information in real time in accordance with at least a portion of the transmit data, which is then incorporated in at least the portion of the first data. In some embodiments, the error protection generator may dynamically add an error correction code to at least a portion of the first data. Dynamic should be understood to refer to incorporating pre-existing error correction code information into at least a portion of the first data (such as in one or more data packets), and/or generating error correction code information in real time in accordance with at least a portion of the first data, which is then incorporated in at least the portion of the first data. The controller also includes at least one receiver coupled to the link interface to receive second data, and error detection logic. In some embodiments, the error detection logic determines if the second data received by the controller contains at least one error and, if an error is detected, asserts an error condition, hi other embodiments, a memory device, coupled to the controller, determines that the second data received by the memory device from the controller contains at least one error, asserts the respective error condition and notifies the controller. The controller performs a retry remedial action if a respective error condition is asserted.
[0016] The retry remedial action may include retry information transmitted from the controller to the memory device. The retry information may include requesting that the memory device re-transmit the second data with at least a portion of the second data having error protection provided by an error correction code that is dynamically generated. In other embodiments, the retry remedial action may be based at least in part on retry information transmitted from the memory device to the controller, hi these embodiments, the retry information may include requesting that the controller re-transmit the first data with at least a portion of the first data having error protection provided by an error correction code that is dynamically added by the error protection generator. [0017] The memory may also include control logic. In some embodiments, the controller includes the control logic. The control logic may delay subsequent write operations to the memory device until the retry remedial action is completed, may delay command operations to a location in the memory device corresponding to the first data until the retry remedial action is completed, or may reorder receive data after the retry remedial action is completed in order to restore the second data received from the memory device during remedial action to a position corresponding to an original sequence of command operations.
[0018] The memory may also include a memory buffer. The first data to be transmitted to the memory device may be temporarily stored in the memory buffer and, if a read to a location in the memory device corresponding to the first data occurs during the retry remedial action, the first data is obtained from the memory buffer.
[0019] In some embodiments, a memory system includes a link having at least one signal line, a controller, and a memory device. The controller includes at least one transmitter coupled to the link to transmit first data, a first error protection generator coupled to the transmitter, at least one receiver coupled to the link to receive second data, and a first error detection logic to determine if the second data received by the controller contains at least one error and, if an error is detected, to assert a first error condition. The first error protection generator dynamically adds an error detection code to at least a portion of the first data. The memory device includes at least one transmitter coupled to the link to transmit the second data, a second error protection generator coupled to the transmitter, at least one receiver coupled to the link to receive the first data, and a second error detection logic to determine if the first data received by the memory device contains at least one error and, if an error is detected, to assert a second error condition. The second error protection generator
dynamically adds an error detection code to at least a portion of the second data. If a respective error condition is asserted, the respective error condition is communicated between the controller and the memory device and retry remedial action is performed. [0020] By incorporating error detection, error correction and/or retry modes of operation in the memory controller, the memory device or memory systems including at least one controller and at least one memory device, the embodiments allow occasional interconnect- or communications-channel-induced bit errors and thereby may allow a reduction in the BER requirements of the interconnect. Such an additional degree of freedom may enable memory interconnects having increased bandwidth at lower cost and with less complexity.
[0021] Reference will now be made in detail to embodiments, examples of which are illustrated in the accompanying drawings, hi the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail so as not to unnecessarily obscure aspects of the embodiments.
[0022] Figure 1 illustrates an embodiment of a memory system 50. The memory system 50 includes at least one controller 110 and one or more memory devices 104. While Figure 1 illustrates the memory system 50 having one controller 110 and three memory devices 104, other embodiments may have additional controllers and fewer or more memory devices 104. The controller has control logic 112 and each memory device 104 has control logic 106. hi other embodiments, some of the memory device 104 may not have the control logic 106. Two or more of the memory devices, such as memory devices 104-1 and 104-2, may be configured as a memory bank 108.
[0023] The controller 110 and the memory devices 104 are connected by signal lines
102 that together constitute a communications channel or link. While Figure 1 illustrates three signal lines 102, other embodiments may have fewer or more signal lines 102. The signal lines 102 may correspond to an interconnect, an interface, a bus, and/or a back plane. The signal lines 102 may be used for inter-chip communication, such as between one or more semiconductor chips or dies, or for communication within a semiconductor chip, also known as intra-chip communication, such as between modules in an integrated circuit.
[0024] The signal lines 102 may be used for bi-directional and/or uni-directional communications between the controller 110 and one or more of the memory devices 104. Bi-directional communication may be simultaneous. In some embodiments, one or more of the signal lines 102 and the corresponding transmitters, such as transmitters 134 (Figure 2A), transmitter/receiver 216 (Figure 2B) and/or transmitters 214 (Figure 2B), and receivers, such as receivers 136 (Figure 2A) and/or receivers 212 (Figure 2B), may be dynamically configured, for example, by control logic 112, for bi-directional and/or uni-directional communications. [0025] Data may be communicated on one or more of the signal lines 102 using one or more sub-channels. Figure 4 shows the frequency response, magnitude 410 as a function of frequency 412, for two such sub-channels. A baseband sub-channel 414 corresponds to a first band of frequencies 416. And a passband sub-channel 418 corresponds to a second band of frequencies 420. In some embodiments, such as those where at least one of the signal lines 102 (Figure 1) is ac-coupled, the baseband sub-channel 414 may not contain DC (i.e., does not include 0 Hz). While Figure 4 illustrates two sub-channels, other embodiments may have fewer or more sub-channels. In addition, even though the first frequency band 416 and the second frequency band 420 are illustrated as being orthogonal, in some embodiments there may be substantial overlap of one or more neighboring pairs of frequency bands. A respective sub-channel may also correspond to a group of frequency bands. [0026] Referring to Figure 1 , the control logic 112 may be configured to dynamically allocate and/or adjust one or more bands of frequencies, such as the first band of frequencies 416 (Figure 4) and/or the second band of frequencies 420 (Figure 4), based on a predetermined data rate, for example, multiple gigabits per second ("Gbits/s" or "Gbps"), between the controller 110 and at least one of the memory devices 104 and/or the predetermined data rate between at least one of the memory devices 104 and the controller 110. The control logic 112 may dynamically allocate and/or adjust one or more bands of frequencies in at least one signal line 102 by adjusting at least one corresponding transmitter, such as one of the transmitters 134 (Figure 2A), and at least one corresponding receiver, such as one of the receivers 212 (Figure 2B). hi this example, adjustments to at least one of the transmitters 134 (Figure 2A) and/or at least one of the receivers 212 (Figure 2B) may be communicated from the controller 110 to at least one of the memory devices 104 using at least one of the signal lines 102.
[0027] Figure 2 A illustrates an embodiment 100 of the controller 110 including the control logic 112, which oversees operation of the controller 110. Data enters a write queue 114. Respective write data 116 is coupled to a modulator 126, at least one error protection generator 130 and at least one of the transmitters 134. At least one of the error protection generators 130 dynamically adds an error detection code, such as one or more parity bits or a parity code, to at least a portion of the respective write data 116. In some embodiments, at least one of the error protection generators 130 may dynamically add an error correction code (ECC), such as a Bose-Chaudhuri-Hochquenghem (BCH) code, to at least a portion of the respective write data 116. At least one of the transmitters 134 transmits the respective write data 116 to at least one memory device, such as one of the memory devices 104 (Figure 1), using at least one signal line 144. In some embodiments, at least one of the transmitters 134 may also perform a parallel-to-serial conversion.
[0028] Read data on at least one of the signal lines 144 is received from at least one memory device, such as one of the memory devices 104 (Figure 1), using at least one of the receivers 136. hi some embodiments, at least one of the receivers 136 may also perform a serial-to-parallel conversion. The read data is coupled to error detection logic 132 (which includes one or more error detectors), a de-modulator 128 and a read queue 118. The read data includes respective read data 120. In some embodiments, error detection logic 132 determines if the respective read data 120 received by the controller 110 contains at least one error. For example, error detection logic 132 may detect an error using a multi-bit XOR operation in conjunction with one or more parity bits in the respective read data 120. If an error is detected, error detection logic 132 asserts an error condition. In other embodiments, at least one memory device, such as one of the memory devices 104 (Figure 1), determines that the respective write data 116 received by at least the one memory device from the controller 110 contains at least one error, asserts the respective error condition and notifies the controller 110. As discussed further below, if a respective error condition is asserted, retry logic, which in embodiment 100 is in the control logic 112 but in other embodiments may be a separate component in the controller 110, performs a retry remedial action. The retry logic may include hardware, such as logic gates to detect and/or interpret the respective error condition, and/or software, including instructions corresponding to the retry remedial action. The retry remedial action enables transmit and receive data rates greater than a first threshold with an error rate lower than a second threshold. In some embodiments the first
threshold is 1 Gbps, 2 Gbps, 5 Gbps or 10 Gbps. In some embodiments, the second threshold is half or one-quarter the data rate of the first threshold.
[0029] The modulator 126 and the de-modulator 128 in the controller 110 implement bit-to-symbol coding and symbol-to-bit coding, respectively. In some embodiments, the modulator 126 and the de-modulator 128 are optional. In some embodiments, the relative order of the modulator 126 and the error protection generators 130, and the de-modulator 128 and the error detection logic 132 may be reversed. Suitable symbol coding may include two or more level pulse amplitude modulation (PAM), such as two-level pulse amplitude modulation (2PAM), four-level pulse amplitude modulation (4PAM), eight-level pulse amplitude modulation (8PAM), sixteen-level pulse amplitude modulation (16PAM) or a higher level pulse amplitude modulation. In embodiments with one or more passband subchannels, such as the passband sub-channel 418 (Figure 4), multi-level PAM is also referred to as multi-level on-off keying (OOK), such as two-level on-off keying (2OOK), four-level on-off keying (4OOK), eight -level on-off keying (8OOK) or a higher level on-off keying. Suitable coding in one or more passband sub-channels may also include two or more level quadrature amplitude modulation (QAM).
[0030] The controller 110 also includes a control or command link using at least one of the signal lines 144, such as signal line 144_1. Command operations in the write queue 114 and/or the read queue 118 are coupled to a multiplexer 124, at least one of the error protection generators 130 and at least one of the transmitters 134, such as transmitter 134-1. The transmitter 134-1 transmits the command operation on the signal line 144_1. [0031] The controller 110 may also be coupled to a retry link 146, including one or more signal lines and/or sub-channels. Retry information on the retry link 146 is received in one or more receivers, such as transmitter/receiver 138, and coupled to the control logic 112. [0032] The transmitters 134, the receivers 136 and the transmitter/receiver 138 are coupled to at least one voltage generator 140 and at least one clock generator 142. The voltage generator 140 generates one or more voltage signals that set signal levels of one or more of the transmitters 134, the receivers 136 and/or the transmitter/receiver 138. The clock generator 142 generates one or more clock signals that control timing of transmitting and receiving of data by one or more of the transmitters 134, the receivers 136 and/or the transmitter/receiver 138.
[0033] In other embodiments, the controller 110 may have fewer or more components. Functions of two or more components (as described above) may be
implemented in a single component. Alternatively, functions of some components, such as the modulator 126 and/or the de-modulator 128, may be implemented in additional instances of the components. While the embodiment 100 illustrates one transmitter/receiver 138, one transmitter 134-1, two transmitters 134-2 and 134-3, and two receivers 136, there may be fewer or more of these components. And while the signal lines 144 and 146 have been illustrated as uni-directional, as noted previously one or more of the signal lines may be bidirectional. This may include simultaneous bi-directional communication as well as dynamic configuration of one or more of the signal lines 144 and/or 146. [0034] Figure 2B illustrates an embodiment 200 of a memory device 210 including control logic 232, which oversees operation of the memory device 210. A read command operation from the controller 110 (Figure 2A) may be received on signal line 144_1, which is a command link, by receiver 212-1. The receiver 212-1 is coupled at least one error detection logic, such as error detection logic 222-1, mask logic 230 and storage array 234. Read data at a corresponding location in the storage array 234 is coupled to a modulator 228, at least one error protection generator 224 and at least one of the transmitters 214. hi some embodiments, at least one of the transmitters 214 may also perform a parallel-to-serial conversion. The read data includes the respective read data 120 discussed above with respect to Figure 2A. At least one of the error protection generators 224 dynamically adds an error detection code, such as one or more parity bits or a parity code, to at least a portion of the read data. In some embodiments, at least one of the error protection generators 224 may dynamically add an error correction code (ECC), such as a BCH code, to at least a portion of the read data. At least one of the transmitters 214 transmits the read data to the controller 110 (Figure 2A) using at least one signal line 144. [0035] Write data on at least one of the signal lines 144 is received from the controller 110 (Figure 2A) using at least one of the receivers 212. In some embodiments, at least one of the receivers 212 may also perform a serial-to-parallel conversion. The write data is coupled to at least one error detection logic 222, a de-modulator 226 and the storage array 234. The write data includes the respective write data 116 discussed above with respect to Figure 2A. In some embodiments, at least one error detection logic 222 determines if the respective write data 116 (Figure 2A) received by the memory device 210 contains at least one error. For example, at least one error detection logic 222 may detect an error using a multi-bit XOR operation in conjunction with one or more parity bits in the respective write data 116 (Figure 2A). If an error is detected, at least one error detection logic 222 asserts an
error condition. In other embodiments, the controller 110 (Figure 2A) determines that the respective read data 120 (Figure 2A) received by the controller 110 (Figure 2A) from the memory device 210 contains at least one error, asserts the respective error condition and notifies the memory device 210. As discussed further below, if a respective error condition is asserted, retry logic, which in embodiment 200 is in the control logic 232 but in other embodiments maybe a separate component in the memory device 210, performs a retry remedial action in a mode of operation of the memory device 210. The retry logic may include hardware, such as logic gates to detect and/or interpret the respective error condition, and/or software, including instructions corresponding to the retry remedial action. The retry remedial action enables transmit and receive data rates greater than a first threshold with an error rate lower than a second threshold. In some embodiments the first threshold is 1 Gbps, 2 Gbps, 5 Gbps or 10 Gbps. In some embodiments, the second threshold is half or one- quarter the data rate of the first threshold. [0036] The modulator 228 and the de-modulator 226 in the memory device 210 implement bit-to-symbol coding and symbol-to-bit coding, respectively. In some embodiments, the modulator 228 and the de-modulator 226 are optional. In some embodiments, the relative order of the modulator 228 and the error detection logic 222, and the de-modulator 226 and the error protection generator 224 may be reversed. Suitable symbol coding may include two or more level pulse amplitude modulation (PAM), such as two-level pulse amplitude modulation (2PAM), four-level pulse amplitude modulation (4PAM), eight-level pulse amplitude modulation (8PAM), sixteen-level pulse amplitude modulation (16PAM) or a higher level pulse amplitude modulation. In embodiments with one or more passband sub-channels, such as the passband sub-channel 418 (Figure 4), multilevel PAM is also referred to as multi-level on-off keying (OOK), such as two-level on-off keying (2OOK) or a higher level on-off keying. Suitable coding in one or more passband sub-channels may also include two or more level quadrature amplitude modulation (QAM). [0037] The memory device 210 may also include the retry link 146, including one or more signal lines and/or sub-channels. Retry information is coupled from the control logic 232 to one or more transmitters, such as the transmitter/receiver 216, and onto the signal line 144.
[0038] The transmitters 214, the receivers 212 and the transmitter/receiver 216 are coupled to at least one voltage generator 220 and at least one clock generator 218. The voltage generator 220 generates one or more voltage signals that set signal levels of one or
more of the transmitters 214, the receivers 212 and/or the transmitter/receiver 216. The clock generator 218 generates one or more clock signals that control timing of transmitting and receiving of data by one or more of the transmitters 214, the receivers 212 and/or the transmitter/receiver 216. [0039] hi other embodiments, the memory device 210 may have fewer or more components. Functions of two or more components may be implemented in a single component. Alternatively, functions of some components, such as the modulator 228 and/or the de-modulator 226, may be implemented in additional instances of the components. While the embodiment 200 illustrates one receiver 212-1, one transmitter/receiver 216, two transmitters 214 and two receivers 212-2 and 212-3, there may be fewer or more of these components. And while the signal lines 144 and 146 have been illustrated as uni-directional, as noted previously one or more of the signal lines may be bi-directional. This may include simultaneous bi-directional communication as well as dynamic configuration of one or more of the signal lines 144 and/or 146. [0040] Referring to Figure 2A, as mentioned previously, when the respective error condition is asserted, the controller 110 may enter a mode of operation where the retry logic performs the retry remedial action, hi some embodiments, the retry remedial action may include retry information transmitted from the controller 110 to a memory device (such as one of the memory devices 104, Figure 1, or the memory device 210, Figure 2B) from which corrupted data (e.g., respective read data 120 containing at least one error) was received. The retry information may include a request that the memory device re-transmit the respective read data 120, or it may include a request that the memory device re-transmit the respective read data 120 with at least a portion of the respective read data 120 having error protection. The error protection may be provided by one or more ECC values that are dynamically generated in the memory device using, for example, at least one of the error protection generators 224.
[0041] The ECC values may include BCH codes. BCH codes are a sub-class of cyclic codes. The BCH codes have a range of code lengths and effectiveness, i.e., code gain, in correcting errors. Overhead associated with BCH codes ranges from around 65 to 100%. An important subclass of the BCH codes are Reed-Solomon codes. The Reed-Solomon codes are linear block codes. They are specified as RS(n,k), where k is a number of data symbols having s bits, n is a number of symbol codewords. As a consequence, there are n-k parity symbols having s bits. In a system that uses a Reed-Solomon ECC, a decoder such as
one instance of the error detection logic 132 may detect up to 2t symbols containing errors or correct up to t symbols that contain errors in a respective codeword, where 2t = n-k. As is known in the art, a respective BCH code may be generated based on a corresponding code generator polynomial g(x) using a shift register with feedback. A suitable ECC may be selected based on acceptable overhead, implementation complexity and cost, additional latency to generate and decode the ECC, and an acceptable corrected BER. [0042] hi other embodiments of the controller 110, the retry remedial action may be based at least in part on retry information transmitted from a memory device, such as memory device 210, to the controller 110. hi these embodiments, the retry information may include a request that the controller 110 re-transmit the respective write data 116 and/or command operation. Alternately, the retry information may include a request that the controller 110 retransmit the respective write data 116 and/or command operation with at least a portion of the respective write data 116 and/or command operation having error protection provided by an ECC that is dynamically added by at least one of the error protection generators 130. The ECC may include one of the BCH codes.
[0043] In some embodiments, data may be re-transmitted by at least one memory device, such as the memory device 210, with an improved BER. For example, the retry information transmitted from the controller 110 to a memory device may include a request that the memory device re-transmit the respective read data 120; a request that at least the one memory device re-transmit the respective read data 120 using a circuit having a power greater than that used in a previous transmission for improved transmit characteristics; a request that at least the one memory device re-transmit the respective read data 120 with one symbol per clock cycle (as opposed to transmitting on both rising and falling clock edges); a request that at least the one memory device re-transmit the respective read data 120 including an error correction code; a request that the memory device re-transmit the respective read data 120 at a data rate that is less than that used in the previous transmission by adjusting, for example, the clock generator 218 (Figure 2B); a request that the memory device re-transmit the respective read data 120 in a data stream with blanks inserted before and after the respective read data 120 to have an intersymbol interference that is less than that in the previous transmission; a request that the memory device re- transmit the respective read data 120 with a different modulation code than that used in the previous transmission by adjusting, for example, the modulator 228 (Figure 2B); a request that the memory device re-transmit the respective read data 120 with a voltage swing greater than that used in the previous
transmission by adjusting, for example, the voltage generator 220 (Figure 2B); a request that the memory device re-transmit the respective read data 120 using a number of pins that are coupled to one or more of the signal lines 144 that is less than the number of pins coupled to one or more of the signal lines 144 in the previous transmission; a request that the memory device re-transmit the respective read data 120 after a predetermined idle time; and/or a request that at least the one memory device re-transmit the respective read data 120 to another receiver 136 in the controller 110. The predetermined idle time may include several clock cycles. [0044] In some embodiments of the controller 110, data may be re-transmitted by the controller 110 with an improved BER. For example, the retry information transmitted from a memory device, such as the memory device 210, to the controller 110 may include a request that the controller 110 re-transmit the respective write data 116 and/or command operation; a request that the controller 110 re-transmit the respective write data 116 and/or command operation using a circuit having a power greater than that used in a previous transmission for improved transmit characteristics; a request that the controller 110 re-transmit the respective write data 116 and/or command operation at a data rate that is less than that used in the previous transmission by adjusting the clock generator 142; a request that the controller 110 re-transmit the respective write data 116 and/or command operation in a data stream with blanks inserted before and after the respective write data 116 and/or command operation to have the intersymbol interference that is less than that in the previous transmission; a request that the controller 110 re-transmit the respective write data 116 with one symbol per clock cycle (as opposed to transmitting on both rising and falling clock edges); a request that the controller 110 re-transmit the respective write data 116 including an error correction code; a request that the controller 110 re-transmit the respective write data 116 and/or command operation with a different modulation code than that used in the previous transmission by adjusting the modulator 126; a request that the controller 110 re-transmit the respective write data 116 and/or command operation with a voltage swing greater than that in the previous transmission by adjusting the voltage generator 140; a request that the controller 110 retransmit the respective write data 116 and/or command operation using a number of pins that are coupled to one or more of the signal lines 144 that is less than the number of pins coupled to one or more of the signal lines 144 in the previous transmission; a request that the controller 110 re-transmit the respective write data 116 and/or command operation after a predetermined idle time, and/or requesting that the controller 110 re-transmit the respective
write data 116 and/or command operation to another receiver, such as one of the receivers 212 (Figure 2B), in at least the one memory device. The predetermined idle time may have a duration of, for example, 1 symbol period or 2 symbol periods, where a symbol period is the amount of time associated with the transmission of each symbol of the write data. [0045] Figures 3A and 3B illustrate data streams in a system with improved BER, using a mode of operation in a controller 110 or memory device 210 in which data is retransmitted by the controller 110 or memory device 210. Figure 3A illustrates a data stream in an embodiment in which a data packet 310, corresponding to the respective write data 116, a command operation or the respective read data 120, is re-transmitted in a data stream with blanks inserted 314 between the data packet 310 and other data packets 312 to reduce the intersymbol interference relative to the intersymbol interference in the previous transmission, either to the controller 110 or the memory device 210, without the blanks inserted 314 between the data packet 310. Figure 3B illustrates a data stream in an embodiment in which a data packet 330, corresponding to the respective write data 116, a command operation or the respective read data 120, is re-transmitted with a voltage swing that is greater than the voltage swing for other data packets 332.
[0046] Referring to Figure 2A, special handling may be needed for the retry remedial action in some embodiments of the controller 110 or memory device 210 in order to avoid data hazards. For example, the control logic 112 may delay subsequent write operation commands to a memory device, such as the memory device 210 (Figure 2B), until the retry remedial action is completed, may delay command operations to a location in the memory device corresponding to the respective write data 116 or the respective read data 120 until the retry remedial action is completed and/or may reorder received read data after the retry remedial action is completed in order to restore the respective read data 120 received from the memory device during remedial action to a position corresponding to an original sequence of command operations.
[0047] Special handling during retry remedial action associated with the respective write data 116 may also be implemented using a memory buffer 122 in the controller 110. During a normal mode of operation, the write data transmitted to at least one memory device, such as the memory device 210, may be temporarily stored in the memory buffer 122. If a read command operation to a location in at least the one memory device corresponding to the respective write data 116 occurs during the retry remedial action, the respective write data 116 may be obtained from the memory buffer 122. In other words, the write data in the
memory buffer 122 is used to respond to read requests to memory locations matching the memory locations of the buffered write data. In other embodiments, the respective write data 116 may be obtained from the write queue 114 if a read command operation to a location in at least the one memory device corresponding to the respective write data 116 occurs during the retry remedial action. This may not be possible, however, if a partial write is being performed using byte masking.
[0048] Figure 5 illustrates an embodiment 500 for controlling the memory buffer 122.
A memory address 510 corresponding to one or more command operations 522 is compared to memory addresses 514, corresponding to write data temporarily stored in the memory buffer 122, using comparators 512 and OR gate 516. During the normal mode of operation, memory buffer manager 524 may continuously store and remove write data from the memory buffer 122 when an opportunity occurs based on the command operations 522. The memory buffer 122 may be implemented as FIFO memory with one or more storage locations. Embodiment 500 illustrates a memory buffer 122 having two storage locations. When a respective error condition 520 is asserted, retry logic 518, which may be implemented in the control logic 112 (Figure 2B), may instruct the memory buffer 122 to provide the respective write data 116, which is output on output 526. For example, as noted above, the retry logic 518 may instruct the memory buffer 122 to provide the respective write data 116 if a read command operation to one of the memory addresses 514 (each corresponding to a location in a memory device) occurs during the retry remedial action. When a memory buffer storage location is empty, its corresponding address 514 is set to a value outside the address range of the memory devices serviced by the memory buffer 122.
[0049] Referring to Figure 2B, as also mentioned previously, when the respective error condition is asserted, the memory device 210 may enter a mode of operation where the retry logic performs the retry remedial action. In some embodiments, the retry remedial action performed in this mode of operation may include transmitting retry information from the memory device 210 to the controller 110 (Figure 2A). The retry information may include a request that the controller 110 (Figure 2A) re-transmit the respective write data 116 (Figure 2A) and/or at least one command operation with at least a portion of the respective write data 116 (Figure 2A) having error protection provided by an ECC that is dynamically generated in controller 110 (Figure 2A). The ECC may be generating using, for example, one of the error protection generators 130. The ECC may include one of the BCH codes.
[0050] In other embodiments of the mode of operation in the memory device 210, the retry remedial action may be based at least in part on retry information transmitted from the controller 110 (Figure 2A) to the memory device 210. In these embodiments, the retry information may include a request that the memory device 210 re-transmit the respective read data 120 (Figure 2A) with at least a portion of the respective read data 120 (Figure 2A) having error protection provided by an ECC that is dynamically added by at least one of the error protection generators 224. The ECC may include one of the BCH codes. [0051] In some embodiments of the memory device 210, data may be re-transmitted by the memory device 210 with an improved BER. For example, the retry information transmitted from the controller 110 (Figure 2A) to the memory device 210 may include a request that the memory device 210 re-transmit the respective read data 120 (Figure 2A); a request that the memory device 210 re-transmit the respective read data 120 (Figure 2A) using a circuit having a power than that used in a previous transmission for improved transmit characteristics; a request that the memory device 210 re-transmit the respective read data 120 (Figure 2A) at a data rate that is less than that in the previous transmission by adjusting the clock generator 218; a request that the memory device 210 re-transmit the respective read data 120 (Figure 2A) in a data stream with blanks inserted before and after the respective read data 120 to have the intersymbol interference that is less than the intersymbol interference in the previous transmission (as illustrated in Figure 3A); a request that the memory device 210 re-transmit the respective read data 120 (Figure 2A) with a different modulation code than that used in the previous transmission by adjusting the modulator 228; a request that the memory device 210 re-transmit the respective read data 120 (Figure 2A) with a voltage swing greater than that in the previous transmission by adjusting the voltage generator 220 (as illustrated in Figure 3B); a request that the memory device 210 re-transmit the respective read data 120 (Figure 2A) using a number of pins that are coupled to one or more of the signal lines 144 that is less than the number of pins coupled to one or more of the signal lines 144 in the previous transmission; a request that the memory device 210 retransmit the respective read data 120 (Figure 2A) after a predetermined idle time; and/or a request that the memory device 210 re-transmit the respective read data 120 (Figure 2A) to another receiver 136 (Figure 2A) in the controller 110 (Figure 2A). The predetermined idle time may have a duration of, for example, 1 symbol period or 2 symbol periods, where a symbol period is the amount of time associated with the transmission of each symbol of the read data.
[0052] Referring to Figure 2 A, in some embodiments of the memory device 210
(Figure 2B), data may be re-transmitted by the controller 110 with an improved BER. For example, the retry information transmitted from the memory device 210 (Figure 2B) to the controller 110 may include a request that the controller 110 re-transmit the respective write data 116 and/or command operation; a request that the controller 110 re-transmit the respective write data 116 and/or command operation using a circuit having a power greater than in a previous transmission for improved transmit characteristics; a request that the controller 110 re-transmit the respective write data 116 and/or command operation at a data rate less than in the previous transmission by adjusting the clock generator 142; a request that the controller 110 re-transmit the respective write data 116 and/or command operation in a data stream with blanks inserted before and after the respective write data 116 and/or command operation to have the intersymbol interference that is less than the intersymbol interference in the previous transmission; a request that the controller 110 re-transmit the respective write data 116 and/or command operation with a different modulation code than in the previous transmission by adjusting the modulator 126; a request that the controller 110 retransmit the respective write data 116 and/or command operation with a voltage swing larger than in the previous transmission by adjusting the voltage generator 140; a request that the controller 110 re-transmit the respective write data 116 and/or command operation using a number of pins that are coupled to one or more of the signal lines 144 that is less than the number of pins that are coupled to one or more of the signal lines 144 in the previous transmission; a request that the controller 110 re-transmit the respective write data 116 and/or command operation after a predetermined idle time; and/or a request that the controller 110 re-transmit the respective write data 116 and/or command operation to another receiver 212 (Figure 2B) in the memory device 210 (Figure 2B). The predetermined idle time may have a duration of, for example, 1 symbol period or 2 symbol periods, where a symbol period is the amount of time associated with the transmission of each symbol of the write data. [0053] Referring to Figure 2B, special handling may be needed for the retry remedial action in some of the embodiments of the mode of operation of the memory device 210. For example, if an error is detected in a respective command operation on the command link, such as a read operation, the control logic 232 may use the mask logic 230 to mask the respective command operation from the storage array 234. Retry information may be transmitted to the controller 110 (Figure 2A) to ensure that the respective command operation is re-transmitted by the controller 110.
[0054] Special handling during retry remedial action associated with the respective read data 120 (Figure 2A) may be implemented using a memory buffer 236 in the memory device 210 to avoid data hazards. During a normal mode of operation, the read data transmitted to the controller 110 (Figure 2A) may be temporarily stored in the memory buffer 236. If a read command operation to a location in the storage array 234, corresponding to respective read data 120 (Figure 2A) in the memory buffer 236, occurs during the retry remedial action, the respective read data 120 (Figure 2A) may be obtained from the memory buffer 236 instead of the storage array 234. In some embodiments, the memory buffer 236 may be included in the storage array 234. [0055] In the various embodiments of the modes of operation for the controller 110
(Figure 2A) and/or the memory device 210, the retry information may be transmitted using at least one command operation signal line, such as the signal line 144_1, at least one of the data signal lines, such as signal line 144_2, at least one dedicated retry signal line, such as the signal line 146 and/or at least one sub-channel, such as the passband sub-channel 418 (Figure 4) corresponding to at least one band of frequencies in at least one of the signal lines 144 and/or 146. Communication using at least one signal line, such as the signal line 144_2, may be uni-direction or bi-direction, including simultaneous bi-directional communication or a dynamically configured communication direction. [0056] Some memory systems may have command links, such as that on signal line 144_1, with data rates substantially lower than the data rate on signal links, such as signal lines 144_2 through 144_5. If the data rate of the command link is low enough that the effective BER over that link is sufficiently low, additional error protection, such as ECC, may not be needed. If the data rate over the command link is high enough that BER is higher than the acceptable level (such as data rates in the multi-GHz range) at least a portion of control or command packets, containing command operations, may be protected using an error detection code, such as parity bits or a parity code, and/or an ECC. As illustrated in embodiments 100 (Figure 2A) and 200, error detection codes or error correction codes may be implemented using error protection generator 130-1 (Figure 2A) and error detection logic 222-1. [0057] While using an ECC to protect all portions of a command packet would protect all portions of the command packets equally, during the normal mode of operation in the controller 110 (Figure 2A) a combination of an ECC on a selected portion of the command packet bits and an error detection code on a remainder may be useful in reducing
the overhead. For example, an ECC could be used on the elective bit fields in the command packet. The elective bit fields are sensitive in the sense that they can cause erroneous operations that are difficult to recover from, such as row address and commands operations (activate, precharge, read, write, refresh). Less sensitive bit fields, such as column address, may only need error detection codes so that errors could be detected by at least one of the memory devices, such as the memory device 210. Retry information transmitted to the controller 110 (Figure 2A) could instruct the controller 110 (Figure 2A) to re-transmit the affected command packet in a mode of operation of the controller 110 (Figure 2A). [0058] Using an error detection code on all of the command packet during the normal mode of operation of the controller 110 (Figure 2A) offers a lower overhead. This will, however, allow errors in the command packet to propagate to one or more memory devices, such as the memory device 210. This may result in erroneous memory operations and potential data corruption. Therefore, in these embodiments, the controller is configured to ignore the memory operation results (e.g., read data) produced when an error in a respective command packet is detected a memory devices. The controller is further configured to recover the original state of any memory device that received an erroneous memory command packet when an error in the command packet adversely affects the state of the memory device that received the command packet. Configuring the controller 110 to track and recover from all possible erroneous operations adds complexity to the controller 110. There may also be a performance penalty.
[0059] Referring to Figure 2 A, in the normal mode of operation for the controller 110 the flow of operations is as follows. When a write transaction or command operation WRl-X (where X is an address in at least one memory device) is received in the write queue 114, the control logic 112 may select WRl-X as a next transaction. At least one of the error protection generators 130 may generate error-detection information from the write data and/or command operation. The data and command are transmitted using at least one of the transmitters 134. The data and command are received in at least one of the memory devices, such as the memory device 210 (Figure 2B). The error-detection information is checked using at least one error detection logic 222 (Figure 2B). If an error is detected, the respective error condition is asserted, hi some embodiments, incorrect write data is written to the address X in the storage array 234 (Figure 2B). Retry information is asserted by the control logic 232 (Figure 2B) and transmitted to the controller 110 using, for example, the retry link 146. Upon receiving the retry information, the controller 110 enters a special mode of
operation. The controller 110 performs remedial actions during this mode of operation. The controller 110 may re-transmit the command operation and/or the write data. In some embodiments, re-transmission may use ECC on at least a portion of the write data and/or command operation, and/or may use relaxed conditions to improve the BER and avoid a second error. The write data is correctly received by the memory device 210 (Figure 2B) and may overwrite incorrect data in the storage array 234 (Figure 2B) at address X. The controller 110 then exits the special mode of operation.
[0060] If the read queue 118 receives a read transaction or command operation RD 1 -
X while the controller 110 is in the special mode of operation associated with recovering from a write error to the memory device 210 (Figure 2B), a write-read hazard has occurred. If the read transaction were allowed to proceed, it might return old data at address X in the storage array 234 (Figure 2B) or incorrect new data at address X in the storage array 234 (Figure 2B), as opposed to correct data that is to be written when the WRl-X transaction is re-transmitted during the remedial action. In some embodiments, the controller 110 holds the read transaction RD 1 -X in the read queue 118 until the re-transmitted write transaction has finished. Alternatively, in some embodiments the controller may allow the read transaction RDl-X in the read queue 118 to complete by returning write data for WRl-X that is stored in the write queue 114 or the memory buffer 122 for the read transaction. This may not be possible if WRl-X is a partial write (e.g., using byte masking) into address X in the storage array 234 (Figure 2B), since part of the data needed for the RDl-X transaction may be in the memory device 210 (Figure 2B) and another part may be in the write queue 114 or the memory buffer 122 in the controller 110.
[0061] Another flow of operations in the normal mode of operation for the controller
110 is as follows. The write queue 114 receives transaction or command operation WR2-X (where X is an address in at least one memory device). The control logic 112 may select WR2-X as the next transaction. At least one error protection generator 130 may generate error-detection information for the write command operation. The write command operation is transmitted using at least one transmitter 134 to at least one memory device, such as the memory device 210 (Figure 2B). The write command operation is received in the memory device 210 (Figure 2B). The error-detection information is checked using at least one error detection logic 222 (Figure 2B). If an error is detected, the respective error condition is asserted. In some embodiments, the incorrect write command operation is masked from the storage array 234 (Figure 2B). Retry information is asserted by the control logic 232 (Figure
2B) and transmitted to the controller 110 using, for example, the retry link 146. Upon receiving the retry information, the controller 110 enters a special mode of operation. The controller 110 performs remedial actions in this mode of operation. The controller 110 may re-transmit the write command operation. In some embodiments, re-transmission may use an ECC on at least a portion of the write command operation and/or relaxed conditions to improve the BER and avoid a second error. When the write command operation is correctly received by the memory device 210 (Figure 2B), the controller 110 exits the special mode of operation.
[0062] Referring to Figure 2B, yet another flow of operations in the normal mode of operation for the controller 110 is as follows. The read queue 118 receives a transaction or command operation RD2-X (where X is an address in at least one memory device). The control logic 112 may select RD2-X as the next transaction. At least one error protection generator 130 may generate error-detection information for the read command operation. The read command operation is transmitted using at least one transmitter 134 to at least one memory device, such as the memory device 210. The read command operation is received in the memory device 210. The error-detection information is checked by the memory device using at least one error detection logic 222. The control logic 232 in the memory device 210 accesses the read data at address X in the storage array 234. At least one error protection generator 224 may generate error-detection information for the read data. The read data is transmitted using at least one of the memory device's transmitters 214, and is then received in the controller 110. The error-detection information is checked using at least one error detection logic 132. If an error is detected, the respective error condition is asserted and the controller 110 enters a special mode of operation. The incorrect read data may be discarded. The controller 110 performs remedial actions in the special mode of operation. The controller 110 may transmit retry information to the memory device 210 (Figure 2B) using, for example, the retry link 146. Upon receiving the retry information, the memory device 210 (Figure 2B) may re-transmit the read data. In some embodiments, re-transmission may use an ECC on at least a portion of the read data and/or relaxed conditions to improve the BER and avoid a second error. When the read data is correctly received by the controller 110, the controller 110 exits the special mode of operation.
[0063] If the write queue 114 receives a write transaction or command operation
WR3-X while the controller 110 in the special mode of operation associated with a read error from the memory device 210 (Figure 2B), a read- write hazard has occurred. If the write
transaction were allowed to proceed, it might overwrite the old data at address X in the storage array 234 (Figure 2B) that is to be read when the RD2-X transaction is re-transmitted during the remedial action, hi some embodiments, the controller 110 holds the write transaction WR3-X in the write queue 114 until the re-transmitted read transaction has finished.
[0064] Figure 6 illustrates an embodiment of a method or process for the error detection and remedial action in either the controller 110 or the memory device 210 (Figure 2B). Data is received (610). A determination is made if an error occurred (612). If no error occurred, the procedure continues. If an error occurred, an error condition is asserted (614), remedial action is performed (616) and the procedure repeats, hi some embodiments, there may be fewer or additional operations, an order of the operations may be rearranged and/or two or more operations may be combined.
[0065] Figure 7 illustrates an embodiment of a method or process for the error detection and remedial action in either the controller 110 or the memory device 210. An error detection code is added to at least a portion of data (710). The data is transmitted (712). A determination is made if an error occurred (714). If no error occurred, the procedure continues. If an error occurred, an error condition is asserted (716), a remedial action is performed (718) and the procedure repeats, starting at the data transmission operation (712). hi some embodiments, there maybe fewer or additional operations, an order of the operations may be rearranged and/or two or more operations may be combined.
[0066] The error detection and retry modes of operation and method are well-suited for use in improving communication in memory systems and devices. They are also well- suited for use in improving communication between a memory controller chip and a DRAM chip. The DRAM chip may be either on the same printed circuit board as the controller or embedded in a memory module. The apparatus and methods described herein may also be applied to other memory technologies, such as static random access memory (SRAM) and electrically erasable programmable read-only memory (EEPROM). [0067] Devices and circuits described herein can be implemented using computer aided design tools available in the art, and embodied by computer readable files containing software descriptions of such circuits, at behavioral, register transfer, logic component, transistor and layout geometry level descriptions stored on storage media or communicated by carrier waves. Data formats in which such descriptions can be implemented include, but are not limited to, formats supporting behavioral languages like C, formats supporting
register transfer level RTL languages like Verilog and VHDL, and formats supporting geometry description languages like GDSII, GDSIII, GDSIV, CIF, MEBES and other suitable formats and languages. Data transfers of such files on machine readable media including carrier waves can be done electronically over the diverse media on the Internet or through email, for example. Physical files can be implemented on machine readable media such as 4 mm magnetic tape, 8 mm magnetic tape, 3 1/2 inch floppy media, CDs, DVDs and so on.
[0068] Figure 8 is a block diagram an embodiment of a system 800 for storing computer readable files containing software descriptions of the circuits. The system 800 may include at least one data processor or central processing unit (CPU) 810, a memory 814 and one or more signal lines 812 for coupling these components to one another. The one or more signal lines 812 may constitute one or more communications busses.
[0069] The memory 814 may include high-speed random access memory and/or nonvolatile memory, such as one or more magnetic disk storage devices. The memory 814 may store a circuit compiler 816 and circuit descriptions 818. The circuit descriptions 818 may include circuit descriptions for transmit and receive circuits 820, one or more error protection generators 822, error detection logic 828, remedial action logic 832, a clock generator 836, voltage generator 838, memory buffer 840, write queue 842, read queue 844, mask 846, control logic 848, modulation circuits 850 and de-modulation circuits 852. The error protection generator 822 may include error detection code 824 and error correction code 826. The error detection logic 828 may include error conditions 830. The remedial action logic 832 may include retry information 834.
[0070] In an alternate embodiment, the memory device includes a link interface, at least one transmitter coupled to the link interface to transmit the second data, an error protection generator coupled to the transmitter, a storage array for storing data, at least one receiver coupled to the link interface to receive the first data, and error detection logic to determine if the first data received by the memory device contains at least one error and, if an error is detected, to assert an error condition. The error protection generator may dynamically add an error detection code to at least a portion of the second data. The memory device may perform a retry remedial action if a respective error condition is asserted. The retry remedial action may enable transmit and receive data rates greater than a first threshold with an error rate lower than a second threshold.
[0071] The retry remedial action may include retry information transmitted from the memory device to the controller, which is coupled to the memory device using a link having one or more signal lines. The retry information may include requesting that the controller retransmit the first data, requesting that the controller re-transmit the first data using a circuit having a power greater than that used in a previous transmission for improved transmit characteristics, requesting that the controller re-transmit the first data at a data rate less than that in the previous transmission, requesting that the controller re-transmit the first data in a data stream with blanks inserted before and after the first data to have the intersymbol interference that is less than the intersymbol interference in the previous transmission, requesting that the controller re-transmit the first data with one symbol per clock cycle, requesting that the controller re-transmit the first data including an error correction code, requesting that the controller re-transmit the first data with a different modulation code than that in the previous transmission, requesting that the controller re-transmit the first data with a voltage swing greater than that in the previous transmission, requesting that the controller re-transmit the first data using a number of pins that are coupled to the link that is less than the number of pins coupled to the link in the previous transmission, requesting that the controller re-transmit the first data after a predetermined idle time, and/or requesting that the controller re-transmit the first data to another receiver in the memory device. [0072] The retry information may be transmitted to the controller using a command operation signal line in the link, a data signal line in the link, a dedicated retry signal line, and/or a sub-channel corresponding to at least one band of frequencies in the link. [0073] The retry remedial action may include retry information transmitted from the memory device to the controller. The retry information may include requesting that the controller re-transmit the first data with at least a portion of the first data having error protection provided by an error correction code that is dynamically generated.
[0074] The error correction code may include a Bose-Chaudhuri-Hochquenghem
(BCH) code.
[0075] The memory device may further include control logic. The first data may be a read command operation and the control logic may mask the read command operation from the storage array.
[0076] In another embodiment, the memory device includes a link interface, at least one transmitter coupled to the link interface to transmit the second data, an error protection generator coupled to the transmitter, a storage array for storing data, at least one receiver
coupled to the link interface to receive the first data, and error detection logic to determine if the first data received by the memory device contains at least one error and, if an error is detected, to receive an error condition. The error protection generator may dynamically add an error detection code to at least a portion of the second data. The memory device may perform a retry remedial action if a respective error condition is received. The retry remedial action may enable transmit and receive data rates greater than a first threshold with an error rate lower than a second threshold. The retry remedial action may include re-transmitting the second data to a controller when the controller determines that the second data received by the controller from the memory device contains at least one error, asserts the error condition and notifies the memory device.
[0077] The retry remedial action may be based at least in part on retry information transmitted from the controller to the memory device using a link. The retry information may include requesting that the memory device re-transmit the second data, requesting that the memory device re-transmit the second data using a circuit having a power greater than that used in a previous transmission for improved transmit characteristics, requesting that the memory device re-transmit the second data at a data rate that is less than that in the previous transmission, requesting that the memory device re-transmit the second data with in a data stream with blanks inserted before and after the second data to have the intersymbol interference that is less than the intersymbol interference in the previous transmission, requesting that the memory device re-transmit the second data with one symbol per clock cycle, requesting that the memory device re-transmit the second data including an error correction code, requesting that the memory device re-transmit the second data with a different modulation code than that in the previous transmission, requesting that the memory device re-transmit the second data with a voltage swing greater than that in the previous transmission, requesting that the memory device re-transmit the second data using a number of pins that are coupled to the link that is less than the number of pins coupled to the link in the previous transmission, requesting that the memory device re-transmit the second data after a predetermined idle time, and/or requesting that the memory device re-transmit the second data to another receiver in the controller. [0078] The retry information may be transmitted to the memory device using a command operation signal line in the link, a data signal line in the link, a dedicated retry signal line, and/or a sub-channel corresponding to at least one band of frequencies in the link.
[0079] The error protection generator may dynamically add an error correction code to at least a portion of the second data transmitted during retry remedial action. The retry remedial action may be based at least in part on retry information transmitted from the controller to the memory device. [0080] The memory device may further include a memory buffer. The second data transmitted to the controller is temporarily stored in the memory buffer and, if a read to a location in the memory device corresponding to the second data occurs during the retry remedial action, the second data is obtained from the memory buffer. [0081] hi another embodiment, a computer readable medium containing data representing a circuit includes a memory device. The memory device includes a link interface, at least one transmitter coupled to the link interface to transmit the second data, an error protection generator coupled to the transmitter, a storage array for storing data, at least one receiver coupled to the link interface to receive the first data, and error detection logic to determine if the first data received by the memory device contains at least one error and, if an error is detected, to assert an error condition. The error protection generator may dynamically add an error detection code to at least a portion of the second data. The memory device may perform a retry remedial action if a respective error condition is asserted. The retry remedial action may enable transmit and receive data rates greater than a first threshold with an error rate lower than a second threshold. [0082] hi another embodiment, a computer readable medium containing data representing a circuit includes a memory device. The memory device includes a link interface, at least one transmitter coupled to the link interface to transmit the second data, an error protection generator coupled to the transmitter, a storage array for storing data, at least one receiver coupled to the link interface to receive the first data, and error detection logic to determine if the first data received by the memory device contains at least one error and, if an error is detected, to receive an error condition. The error protection generator may dynamically add an error detection code to at least a portion of the second data. The memory device may perform a retry remedial action if a respective error condition is received. The retry remedial action may enable transmit and receive data rates greater than a first threshold with an error rate lower than a second threshold. The retry remedial action may include retransmitting the second data to a controller when the controller determines that the second data received by the controller from the memory device contains at least one error, asserts the error condition and notifies the memory device.
[0083] In another embodiment, a memory mechanism includes a link interface, a first means coupled to the link interface to transmit the second data, an error protection means coupled to the first means, a storage means for storing data, a second means coupled to the link interface to receive the first data, and error detection means to determine if the first data received by the memory device contains at least one error and, if an error is detected, to assert an error condition. The error protection means may dynamically add an error detection code to at least a portion of the second data. The memory mechanism may perform a retry remedial action if a respective error condition is asserted. The retry remedial action may enable transmit and receive data rates greater than a first threshold with an error rate lower than a second threshold.
[0084] hi another embodiment, a memory mechanism includes a link interface, a first means coupled to the link interface to transmit the second data, an error protection means coupled to the first means, a storage means for storing data, a second means coupled to the link interface to receive the first data, and error detection means to determine if the first data received by the memory device contains at least one error and, if an error is detected, to receive an error condition. The error protection means may dynamically add an error detection code to at least a portion of the second data. The memory mechanism may perform a retry remedial action if a respective error condition is received. The retry remedial action may enable transmit and receive data rates greater than a first threshold with an error rate lower than a second threshold. The retry remedial action may include re-transmitting the second data to a controller when the controller determines that the second data received by the controller from the memory device contains at least one error, asserts the error condition and notifies the memory device. [0085] The foregoing descriptions of specific embodiments of the present invention are presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed. Rather, it should be appreciated that many modifications and variations are possible in view of the above teachings. The embodiments were chosen and described in order to best explain the principles of the invention and its practical applications, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated.
Claims
1. A memory system, comprising: a link having at least one signal line; a controller, including: at least one transmitter coupled to the link to transmit first data; a first error protection generator coupled to the transmitter, the first error protection generator dynamically adding an error detection code to at least a portion of the first data; at least one receiver coupled to the link to receive second data; and first error detection logic to determine if the second data received by the controller contains at least one error and, if an error is detected, to assert a first error condition; and a memory device, including: at least one memory device transmitter coupled to the link to transmit the second data; a second error protection generator coupled to the memory device transmitter, the second error protection generator dynamically adding an error detection code to at least a portion of the second data; at least one memory device receiver coupled to the link to receive the first data; and second error detection logic to determine if the first data received by the memory device contains at least one error and, if an error is detected, to assert a second error condition, wherein a respective error condition is communicated between the controller and the memory device if the respective error condition is asserted and a retry remedial action is performed.
2 The memory system of claim 1, wherein the respective error condition is the first error condition, the respective error condition is communicated from the controller to the memory device and the retry remedial action is performed by the memory device.
3. The memory system of claim 1 , wherein the respective error condition is the second error condition, the respective error condition is communicated from the memory device to the controller and the retry remedial action is performed by the controller.
4. The memory system of claim 1, wherein the retry remedial action includes retry information, and wherein the respective error condition and the retry information are communicated using a path selected from the group consisting of a command operation signal line in the link, a data signal line in the link, a dedicated retry signal line, and a subchannel corresponding to at least one band of frequencies in the link.
5. The memory system of claim 1, wherein the retry remedial action is selected from the group consisting of requesting that the memory device re-transmit the second data, requesting that the memory device re-transmit the second data using a circuit having a power greater than that used in a previous transmission for improved transmit characteristics, requesting that the memory device re-transmit the second data at a data rate less than that used in the previous transmission, requesting that the memory device re-transmit the second data in a data stream with blanks inserted before and after the second data such that an intersymbol interference is less than that in the previous transmission, requesting that the memory device re-transmit the second data with one symbol per clock cycle, requesting that the memory device re-transmit the second data including an error correction code, requesting that the memory device re-transmit the second data with a different modulation code than that used in the previous transmission, requesting that the memory device re-transmit the second data with a voltage swing greater than that used in the previous transmission, requesting that the memory device re-transmit the second data using a number of pins that are coupled to the link that is less than the number of pins coupled to the link in the previous transmission, requesting that the memory device re-transmit the Second data after a predetermined idle time, and requesting that the memory device re-transmit the second data to another receiver in the controller.
6. The memory system of claim 1, wherein the error correction code comprises a Bose- Chaudhuri-Hochquenghem (BCH) code.
7. The memory system of claim 1 , the controller further including control logic, the control logic delaying command operations to a location in the memory device corresponding to the first data until the retry remedial action is completed.
8. A computer readable medium containing data representing a circuit that includes: a memory system, including: a link having at least one signal line; a controller, including: at least one transmitter coupled to the link to transmit first data; a first error protection generator coupled to the transmitter, the first error protection generator dynamically adding an error detection code to at least a portion of the first data; at least one receiver coupled to the link to receive second data; and first error detection logic to determine if the second data received by the controller contains at least one error and, if an error is detected, to assert a first error condition; and a memory device, including: at least one memory device transmitter coupled to the link to transmit the second data; a second error protection generator coupled to the memory device transmitter, the second error protection generator dynamically adding an error detection code to at least a portion of the second data; at least one memory device receiver coupled to the link to receive the first data; and second error detection logic to determine if the first data received by the memory device contains at least one error and, if an error is detected, to assert a second error condition, wherein a respective error condition is communicated between the controller and the memory device if the respective error condition is asserted and a retry remedial action is performed.
9. A memory system, comprising: a link having at least one signal line; a controller mechanism, including: a first means coupled to the link to transmit first data; a first error protection means coupled to the first means, the first error protection means dynamically adding an error detection code to at least a portion of the first data; a second means coupled to the link to receive second data; and first error detection means to determine if the second data received by the controller mechanism contains at least one error and, if an error is detected, to assert a first error condition; and a memory mechanism, including: a third means coupled to the link to transmit the second data; a second error protection means coupled to the third means, the second error protection means dynamically adding an error detection code to at least a portion of the second data; a fourth means coupled to the link to receive the first data; and second error detection means to determine if the first data received by the memory mechanism contains at least one error and, if an error is detected, to assert a second error condition, wherein a respective error condition is communicated between the controller mechanism and the memory mechanism if the respective error condition is asserted and a retry remedial action is performed.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/145,429 US7831882B2 (en) | 2005-06-03 | 2005-06-03 | Memory system with error detection and retry modes of operation |
US11/145,429 | 2005-06-03 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2006132840A2 true WO2006132840A2 (en) | 2006-12-14 |
WO2006132840A3 WO2006132840A3 (en) | 2007-04-19 |
Family
ID=37495519
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/020698 WO2006132840A2 (en) | 2005-06-03 | 2006-05-26 | Memory system with error detection and retry modes of operation |
Country Status (3)
Country | Link |
---|---|
US (9) | US7831882B2 (en) |
TW (1) | TW200705453A (en) |
WO (1) | WO2006132840A2 (en) |
Families Citing this family (68)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7831882B2 (en) | 2005-06-03 | 2010-11-09 | Rambus Inc. | Memory system with error detection and retry modes of operation |
US9459960B2 (en) | 2005-06-03 | 2016-10-04 | Rambus Inc. | Controller device for use with electrically erasable programmable memory chip with error detection and retry modes of operation |
US7715378B1 (en) * | 2006-01-05 | 2010-05-11 | Emc Corporation | Error notification and forced retry in a data storage system |
US7562285B2 (en) | 2006-01-11 | 2009-07-14 | Rambus Inc. | Unidirectional error code transfer for a bidirectional data link |
JP5129450B2 (en) * | 2006-01-16 | 2013-01-30 | ルネサスエレクトロニクス株式会社 | Information processing device |
JP4555791B2 (en) * | 2006-03-16 | 2010-10-06 | 富士通株式会社 | Data reading method and data reading apparatus |
US7904789B1 (en) * | 2006-03-31 | 2011-03-08 | Guillermo Rozas | Techniques for detecting and correcting errors in a memory device |
US20070271495A1 (en) * | 2006-05-18 | 2007-11-22 | Ian Shaeffer | System to detect and identify errors in control information, read data and/or write data |
US8352805B2 (en) | 2006-05-18 | 2013-01-08 | Rambus Inc. | Memory error detection |
JP4908083B2 (en) * | 2006-06-30 | 2012-04-04 | 株式会社東芝 | Memory controller |
KR100879560B1 (en) * | 2006-12-04 | 2009-01-22 | 삼성전자주식회사 | Method for data training using error detection code and system adapted to the same |
WO2008076700A2 (en) | 2006-12-13 | 2008-06-26 | Rambus Inc. | Interface with variable data rate |
US8200086B2 (en) * | 2007-09-11 | 2012-06-12 | Nec Laboratories America, Inc. | Storage area network extension over passive optical networks using parallel signal detection |
KR101466698B1 (en) * | 2008-02-19 | 2014-11-28 | 삼성전자주식회사 | Memory device and memory data read method |
US8311145B2 (en) * | 2008-05-08 | 2012-11-13 | Rambus Inc. | Bit-error rate in fixed line-rate systems |
CN101582064B (en) * | 2008-05-15 | 2011-12-21 | 阿里巴巴集团控股有限公司 | Method and system for processing enormous data |
US8201058B2 (en) * | 2008-07-09 | 2012-06-12 | Cadence Design Systems, Inc. | Method and apparatus for parallel ECC error location |
US8880970B2 (en) * | 2008-12-23 | 2014-11-04 | Conversant Intellectual Property Management Inc. | Error detection method and a system including one or more memory devices |
EP2502234B1 (en) | 2009-11-20 | 2019-01-09 | Rambus Inc. | Bit-replacement technique for dram error correction |
US8943379B2 (en) * | 2009-12-26 | 2015-01-27 | Intel Corporation | Retry based protocol with source/receiver FIFO recovery and anti-starvation mechanism to support dynamic pipeline lengthening for ECC error correction |
KR20110100465A (en) * | 2010-03-04 | 2011-09-14 | 삼성전자주식회사 | Memory system |
US8793544B2 (en) * | 2010-12-29 | 2014-07-29 | International Business Machines Corporation | Channel marking for chip mark overflow and calibration errors |
US8644104B2 (en) | 2011-01-14 | 2014-02-04 | Rambus Inc. | Memory system components that support error detection and correction |
US9037943B2 (en) * | 2012-10-26 | 2015-05-19 | Intel Corporation | Identification of non-volatile memory die for use in remedial action |
WO2014074390A1 (en) | 2012-11-06 | 2014-05-15 | Rambus Inc. | Memory repair using external tags |
FR3003071B1 (en) * | 2013-03-06 | 2016-11-11 | Inside Secure | MEMORY COMPRISING A CIRCUIT FOR DETECTING A TRANSIENT IMPULSE ON A MEMORY LINE |
US20140317467A1 (en) * | 2013-04-22 | 2014-10-23 | Storart Technology Co., Ltd. | Method of detecting and correcting errors with bch engines for flash storage system |
US10198314B2 (en) | 2013-05-23 | 2019-02-05 | Rambus Inc. | Memory device with in-system repair capability |
US9312886B2 (en) * | 2013-09-20 | 2016-04-12 | Seagate Technology Llc | Storage device with multiple coding redundancies |
US9823966B1 (en) | 2013-11-11 | 2017-11-21 | Rambus Inc. | Memory component with error-detect-correct code interface |
JP2015106872A (en) * | 2013-12-02 | 2015-06-08 | ソニー株式会社 | Error correction device, error correction method, and program |
US10002044B2 (en) * | 2014-08-19 | 2018-06-19 | Samsung Electronics Co., Ltd. | Memory devices and modules |
JP6542075B2 (en) * | 2015-08-28 | 2019-07-10 | 東芝メモリ株式会社 | Memory system |
US10284232B2 (en) * | 2015-10-28 | 2019-05-07 | Pure Storage, Inc. | Dynamic error processing in a storage device |
US9940204B2 (en) | 2015-11-02 | 2018-04-10 | International Business Machines Corporation | Memory error recovery |
KR102407437B1 (en) * | 2015-12-30 | 2022-06-10 | 삼성전자주식회사 | Memory system and electronic device including non-volatile memory module |
US10235229B1 (en) * | 2016-09-07 | 2019-03-19 | Pure Storage, Inc. | Rehabilitating storage devices in a storage array that includes a plurality of storage devices |
US11531577B1 (en) | 2016-09-07 | 2022-12-20 | Pure Storage, Inc. | Temporarily limiting access to a storage device |
US9825730B1 (en) * | 2016-09-26 | 2017-11-21 | Dell Products, Lp | System and method for optimizing link performance with lanes operating at different speeds |
US10387242B2 (en) | 2017-08-21 | 2019-08-20 | Qualcomm Incorporated | Dynamic link error protection in memory systems |
JP6907835B2 (en) * | 2017-09-06 | 2021-07-21 | 富士通株式会社 | Computational node device, parallel computer system, and calculation node device control method |
US20190095273A1 (en) * | 2017-09-27 | 2019-03-28 | Qualcomm Incorporated | Parity bits location on i3c multilane bus |
WO2019190866A1 (en) | 2018-03-26 | 2019-10-03 | Rambus Inc. | Command/address channel error detection |
KR102499794B1 (en) | 2018-05-21 | 2023-02-15 | 삼성전자주식회사 | Storage device and operating method of storage device |
JP6776298B2 (en) * | 2018-05-25 | 2020-10-28 | アンリツ株式会社 | Signal generator and signal generation method and error rate measuring device and error rate measuring method |
US10541525B1 (en) * | 2018-07-17 | 2020-01-21 | Texas Instruments Incorporated | Configurable retry for system operations |
KR102599188B1 (en) * | 2018-11-09 | 2023-11-08 | 삼성전자주식회사 | Storage device using host memory and operating method thereof |
US11437112B2 (en) * | 2018-12-06 | 2022-09-06 | Micron Technology, Inc. | Multi-level signaling for a memory device |
US11086733B2 (en) * | 2018-12-19 | 2021-08-10 | Micron Technology, Inc. | Reporting control information errors |
US10963168B2 (en) | 2019-01-15 | 2021-03-30 | Micron Technology, Inc. | Memory system and operations of the same |
US11409595B2 (en) * | 2019-01-17 | 2022-08-09 | Micron Technology, Inc. | Channel modulation for a memory device |
JP6821719B2 (en) * | 2019-01-23 | 2021-01-27 | アンリツ株式会社 | Burst error addition device, test signal generator using it, and burst error addition method |
US11010234B2 (en) | 2019-02-01 | 2021-05-18 | Winbond Electronics Corp. | Memory device and error detection method thereof |
US11010248B2 (en) * | 2019-02-28 | 2021-05-18 | International Business Machines Corporation | Reuse of resources in a storage controller for executing write commands over a plurality of interfaces |
US10996891B2 (en) | 2019-02-28 | 2021-05-04 | International Business Machines Corporation | Token management for write commands transmitted by a host over a plurality of interfaces to a storage controller |
US11335430B2 (en) | 2019-03-26 | 2022-05-17 | Rambus Inc. | Error remapping |
US11404131B2 (en) * | 2019-07-12 | 2022-08-02 | Micron Technology, Inc. | Decision for executing full-memory refresh during memory sub-system power-on stage |
DE102019212813A1 (en) * | 2019-08-27 | 2021-03-04 | Robert Bosch Gmbh | Method and checking unit for checking data in a memory unit of a system-on-a-chip |
US20200097362A1 (en) * | 2019-11-29 | 2020-03-26 | Intel Corporation | Methods and apparatus for reducing microbumps for inter-die double-data rate (ddr) transfer |
US11086804B2 (en) | 2019-12-09 | 2021-08-10 | Western Digital Technologies, Inc. | Storage system and method for reducing read-retry duration |
US11249847B2 (en) * | 2020-04-09 | 2022-02-15 | Micron Technology, Inc. | Targeted command/address parity low lift |
US11170870B1 (en) * | 2020-05-28 | 2021-11-09 | Western Digital Technologies, Inc. | On-chip-copy for integrated memory assembly |
KR20210153407A (en) * | 2020-06-10 | 2021-12-17 | 에스케이하이닉스 주식회사 | Electronic device for executing error correction operation and error check operation |
US11922061B2 (en) | 2020-08-31 | 2024-03-05 | Micron Technology, Inc. | Adaptive memory refresh control |
US11783885B2 (en) | 2020-10-30 | 2023-10-10 | Micron Technology, Inc. | Interactive memory self-refresh control |
JP2022144469A (en) * | 2021-03-19 | 2022-10-03 | キオクシア株式会社 | memory system |
US11748191B2 (en) * | 2021-10-29 | 2023-09-05 | Micron Technology, Inc. | Techniques for error correction at a memory device |
US11625198B1 (en) * | 2022-04-02 | 2023-04-11 | Changxin Memory Technologies, Inc. | Detection circuit, detection method and memory device |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3893072A (en) * | 1973-08-03 | 1975-07-01 | Int Data Sciences Inc | Error correction system |
US5490153A (en) * | 1994-08-04 | 1996-02-06 | International Business Machines Corporation | Recovery of lost frames in a communication link |
US5502733A (en) * | 1991-03-08 | 1996-03-26 | Matsushita Electric Industrial Co., Ltd. | Data transfer device |
Family Cites Families (178)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3585378A (en) | 1969-06-30 | 1971-06-15 | Ibm | Error detection scheme for memories |
US3823387A (en) | 1972-12-04 | 1974-07-09 | Ultronic Systems Corp | Information storage and retrieval system |
US4648064A (en) | 1976-01-02 | 1987-03-03 | Morley Richard E | Parallel process controller |
US4162536A (en) | 1976-01-02 | 1979-07-24 | Gould Inc., Modicon Div. | Digital input/output system and method |
US4054911A (en) | 1976-06-03 | 1977-10-18 | Idr, Inc. | Information retrieval system for providing downstream loading of remote data and processing control thereof |
JPS598852B2 (en) | 1979-07-30 | 1984-02-28 | 富士通株式会社 | Error handling method |
JPS6051749B2 (en) | 1979-08-31 | 1985-11-15 | 富士通株式会社 | Error correction method |
US4354225A (en) | 1979-10-11 | 1982-10-12 | Nanodata Computer Corporation | Intelligent main store for data processing systems |
US4527237A (en) | 1979-10-11 | 1985-07-02 | Nanodata Computer Corporation | Data processing system |
US4363125A (en) * | 1979-12-26 | 1982-12-07 | International Business Machines Corporation | Memory readback check method and apparatus |
US4369510A (en) * | 1980-07-25 | 1983-01-18 | Honeywell Information Systems Inc. | Soft error rewrite control system |
US4359771A (en) * | 1980-07-25 | 1982-11-16 | Honeywell Information Systems Inc. | Method and apparatus for testing and verifying the operation of error control apparatus within a memory |
JPS5772465A (en) * | 1980-10-23 | 1982-05-06 | Canon Inc | Digital signal converting device |
US4597084A (en) | 1981-10-01 | 1986-06-24 | Stratus Computer, Inc. | Computer memory apparatus |
US4434487A (en) * | 1981-10-05 | 1984-02-28 | Digital Equipment Corporation | Disk format for secondary storage system |
US4468731A (en) * | 1981-12-15 | 1984-08-28 | Honeywell Information Systems Inc. | Identification apparatus for use in a controller to facilitate the diagnosis of faults |
US4672609A (en) * | 1982-01-19 | 1987-06-09 | Tandem Computers Incorporated | Memory system with operation error detection |
US4543628A (en) * | 1983-01-28 | 1985-09-24 | Digital Equipment Corporation | Bus for data processing system with fault cycle operation |
US4535455A (en) | 1983-03-11 | 1985-08-13 | At&T Bell Laboratories | Correction and monitoring of transient errors in a memory system |
US4604750A (en) * | 1983-11-07 | 1986-08-05 | Digital Equipment Corporation | Pipeline error correction |
US4584685A (en) * | 1983-12-22 | 1986-04-22 | General Electric Company | Method for improving message reception from multiple sources |
US4596014A (en) | 1984-02-21 | 1986-06-17 | Foster Wheeler Energy Corporation | I/O rack addressing error detection for process control |
US4726021A (en) * | 1985-04-17 | 1988-02-16 | Hitachi, Ltd. | Semiconductor memory having error correcting means |
US4792923A (en) * | 1985-08-30 | 1988-12-20 | Mitsubishi Denki Kabushiki Kaisha | Bipolar semiconductor memory device with double word lines structure |
US4924456A (en) * | 1986-09-18 | 1990-05-08 | Racal Data Communications, Inc. | High speed modem |
IT1202527B (en) * | 1987-02-12 | 1989-02-09 | Honeywell Inf Systems | MEMORY SYSTEM AND RELATED ERROR DETECTION-CORRECTION APPARATUS |
US4805107A (en) | 1987-04-15 | 1989-02-14 | Allied-Signal Inc. | Task scheduler for a fault tolerant multiple node processing system |
US4814903A (en) * | 1987-06-29 | 1989-03-21 | International Business Machines Corporation | Alternate storage areas in magnetooptical media |
US4899342A (en) * | 1988-02-01 | 1990-02-06 | Thinking Machines Corporation | Method and apparatus for operating multi-unit array of memories |
US4888773A (en) | 1988-06-15 | 1989-12-19 | International Business Machines Corporation | Smart memory card architecture and interface |
US4920539A (en) | 1988-06-20 | 1990-04-24 | Prime Computer, Inc. | Memory error correction system |
US5218691A (en) | 1988-07-26 | 1993-06-08 | Disk Emulation Systems, Inc. | Disk emulation system |
US5070474A (en) | 1988-07-26 | 1991-12-03 | Disk Emulation Systems, Inc. | Disk emulation system |
US4970714A (en) * | 1989-01-05 | 1990-11-13 | International Business Machines Corp. | Adaptive data link protocol |
US5065312A (en) * | 1989-08-01 | 1991-11-12 | Digital Equipment Corporation | Method of converting unique data to system data |
KR930008050B1 (en) | 1990-02-16 | 1993-08-25 | 가부시끼가이샤 히다찌세이사꾸쇼 | One chip microprocessor and its bus system |
US5173905A (en) | 1990-03-29 | 1992-12-22 | Micron Technology, Inc. | Parity and error correction coding on integrated circuit addresses |
US5193181A (en) | 1990-10-05 | 1993-03-09 | Bull Hn Information Systems Inc. | Recovery method and apparatus for a pipelined processing unit of a multiprocessor system |
US5450609A (en) | 1990-11-13 | 1995-09-12 | Compaq Computer Corp. | Drive array performance monitor |
US6247144B1 (en) * | 1991-01-31 | 2001-06-12 | Compaq Computer Corporation | Method and apparatus for comparing real time operation of object code compatible processors |
US5392302A (en) | 1991-03-13 | 1995-02-21 | Quantum Corp. | Address error detection technique for increasing the reliability of a storage subsystem |
DE69230129T2 (en) * | 1991-12-18 | 2000-06-15 | Sun Microsystems Inc | Write overlap with overwrite prevention |
US5313627A (en) | 1992-01-02 | 1994-05-17 | International Business Machines Corp. | Parity error detection and recovery |
JP3178909B2 (en) * | 1992-01-10 | 2001-06-25 | 株式会社東芝 | Semiconductor memory device |
US5369651A (en) | 1992-06-30 | 1994-11-29 | Intel Corporation | Multiplexed byte enable bus for partial word writes to ECC protected memory |
US5404361A (en) * | 1992-07-27 | 1995-04-04 | Storage Technology Corporation | Method and apparatus for ensuring data integrity in a dynamically mapped data storage subsystem |
WO1994003901A1 (en) | 1992-08-10 | 1994-02-17 | Monolithic System Technology, Inc. | Fault-tolerant, high-speed bus system and bus interface for wafer-scale integration |
US5379415A (en) | 1992-09-29 | 1995-01-03 | Zitel Corporation | Fault tolerant memory system |
US6233702B1 (en) | 1992-12-17 | 2001-05-15 | Compaq Computer Corporation | Self-checked, lock step processor pairs |
US5751932A (en) | 1992-12-17 | 1998-05-12 | Tandem Computers Incorporated | Fail-fast, fail-functional, fault-tolerant multiprocessor system |
US6151689A (en) | 1992-12-17 | 2000-11-21 | Tandem Computers Incorporated | Detecting and isolating errors occurring in data communication in a multiple processor system |
US5588112A (en) | 1992-12-30 | 1996-12-24 | Digital Equipment Corporation | DMA controller for memory scrubbing |
US5386517A (en) * | 1993-01-26 | 1995-01-31 | Unisys Corporation | Dual bus communication system connecting multiple processors to multiple I/O subsystems having a plurality of I/O devices with varying transfer speeds |
US5519883A (en) * | 1993-02-18 | 1996-05-21 | Unisys Corporation | Interbus interface module |
US5488691A (en) | 1993-11-17 | 1996-01-30 | International Business Machines Corporation | Memory card, computer system and method of operation for differentiating the use of read-modify-write cycles in operating and initializaiton modes |
US5550988A (en) * | 1994-03-01 | 1996-08-27 | Intel Corporation | Apparatus and method for performing error correction in a multi-processor system |
US5655113A (en) | 1994-07-05 | 1997-08-05 | Monolithic System Technology, Inc. | Resynchronization circuit for a memory system and method of operating same |
US5687368A (en) * | 1994-07-22 | 1997-11-11 | Iowa State University Research Foundation, Inc. | CPU-controlled garbage-collecting memory module |
US5838899A (en) | 1994-09-20 | 1998-11-17 | Stratus Computer | Digital data processing methods and apparatus for fault isolation |
US6038679A (en) * | 1994-11-30 | 2000-03-14 | International Business Machines Corporation | Adaptive data recovery method and apparatus |
US5657331A (en) | 1995-03-13 | 1997-08-12 | Samsung Electronics Co., Ltd. | Method and apparatus for the generation of simple burst error correcting cyclic codes for use in burst error trapping decoders |
US5729550A (en) | 1995-03-24 | 1998-03-17 | Hitachi, Ltd. | Data transmitter-receiver |
US5784390A (en) | 1995-06-19 | 1998-07-21 | Seagate Technology, Inc. | Fast AtA-compatible drive interface with error detection and/or error correction |
US6012839A (en) * | 1995-06-30 | 2000-01-11 | Quantum Corporation | Method and apparatus to protect data within a disk drive buffer |
US6035037A (en) | 1995-08-04 | 2000-03-07 | Thomson Electronic Consumers, Inc. | System for processing a video signal via series-connected high speed signal processing smart cards |
US5742840A (en) | 1995-08-16 | 1998-04-21 | Microunity Systems Engineering, Inc. | General purpose, multiple precision parallel operation, programmable media processor |
US6330688B1 (en) | 1995-10-31 | 2001-12-11 | Intel Corporation | On chip error correction for devices in a solid state drive |
US5841795A (en) | 1996-02-12 | 1998-11-24 | Compaq Computer Corporation | Error correction codes |
US5828677A (en) * | 1996-03-20 | 1998-10-27 | Lucent Technologies Inc. | Adaptive hybrid ARQ coding schemes for slow fading channels in mobile radio systems |
JP3215114B2 (en) * | 1996-05-31 | 2001-10-02 | シーメンス アクチエンゲゼルシヤフト | Computer assisted back signaling method in automatic repeat request method |
US6065146A (en) | 1996-10-21 | 2000-05-16 | Texas Instruments Incorporated | Error correcting memory |
US5923682A (en) | 1997-01-29 | 1999-07-13 | Micron Technology, Inc. | Error correction chip for memory applications |
US6003151A (en) * | 1997-02-04 | 1999-12-14 | Mediatek Inc. | Error correction and detection system for mass storage controller |
JP3222083B2 (en) | 1997-03-21 | 2001-10-22 | 沖電気工業株式会社 | Shared memory controller |
US6189123B1 (en) * | 1997-03-26 | 2001-02-13 | Telefonaktiebolaget Lm Ericsson | Method and apparatus for communicating a block of digital information between a sending and a receiving station |
US6048090A (en) | 1997-04-23 | 2000-04-11 | Cirrus Logic, Inc. | Error correction and concurrent verification of a product code |
US6029264A (en) | 1997-04-28 | 2000-02-22 | The Trustees Of Princeton University | System and method for error correcting a received data stream in a concatenated system |
JPH1165699A (en) | 1997-06-13 | 1999-03-09 | Toshiba Microelectron Corp | Semiconductor integrated circuit device |
US6269464B1 (en) | 1997-06-18 | 2001-07-31 | Sutmyn Storage Corporation | Error checking technique for use in mass storage systems |
US6243845B1 (en) * | 1997-06-19 | 2001-06-05 | Sanyo Electric Co., Ltd. | Code error correcting and detecting apparatus |
KR100243223B1 (en) | 1997-07-15 | 2000-02-01 | 윤종용 | Error correcting method when optical disc play |
DE19736434C3 (en) | 1997-08-21 | 2002-08-22 | Nokia Mobile Phones Ltd | Methods and devices for recognizing the position of data packets lying in a serial data reception stream |
US6208663B1 (en) * | 1997-08-29 | 2001-03-27 | Telefonaktiebolaget Lm Ericsson (Publ) | Method and system for block ARQ with reselection of FEC coding and/or modulation |
US6343352B1 (en) | 1997-10-10 | 2002-01-29 | Rambus Inc. | Method and apparatus for two step memory write operations |
US6075744A (en) * | 1997-10-10 | 2000-06-13 | Rambus Inc. | Dram core refresh with reduced spike current |
US5987628A (en) | 1997-11-26 | 1999-11-16 | Intel Corporation | Method and apparatus for automatically correcting errors detected in a memory subsystem |
US6012136A (en) | 1997-12-01 | 2000-01-04 | Advanced Micro Devices, Inc. | Communications system with a configurable data transfer architecture |
US7007130B1 (en) * | 1998-02-13 | 2006-02-28 | Intel Corporation | Memory system including a memory module having a memory module controller interfacing between a system memory controller and memory devices of the memory module |
US6125470A (en) | 1997-12-10 | 2000-09-26 | National Semiconductor Corporation | Distributive encoder for encoding error signals which represent signal peak errors in data signals for correcting erroneous signal baseline conditions |
US6249894B1 (en) * | 1998-02-27 | 2001-06-19 | Motorola, Inc. | Method for determining a need to retransmit a message in a communication system |
US6115763A (en) | 1998-03-05 | 2000-09-05 | International Business Machines Corporation | Multi-core chip providing external core access with regular operation function interface and predetermined service operation services interface comprising core interface units and masters interface unit |
US6009542A (en) | 1998-03-31 | 1999-12-28 | Quantum Corporation | Method for preventing transfer of data to corrupt addresses |
US6467022B1 (en) * | 1998-04-16 | 2002-10-15 | International Business Machines Corporation | Extending adapter memory with solid state disks in JBOD and RAID environments |
US6553003B1 (en) * | 1998-06-13 | 2003-04-22 | Samsung Electronics, Co., Ltd. | Device and method processing a radio link protocol in a mobile communication system |
KR100306965B1 (en) * | 1998-08-07 | 2001-11-30 | 윤종용 | Data Transmission Circuit of Synchronous Semiconductor Memory Device |
AU5910399A (en) | 1998-09-11 | 2000-04-03 | Sharewave, Inc. | Method and apparatus for accessing a computer network communication channel |
JP3948141B2 (en) * | 1998-09-24 | 2007-07-25 | 富士通株式会社 | Semiconductor memory device and control method thereof |
US6704898B1 (en) * | 1998-10-23 | 2004-03-09 | Telefonaktiebolaget Lm Ericsson (Publ) | Combined hybrid automatic retransmission request scheme |
US6367048B1 (en) | 1998-11-16 | 2002-04-02 | Mcauliffe Richard | Method and apparatus for logically rejecting previously recorded track residue from magnetic media |
US6373842B1 (en) * | 1998-11-19 | 2002-04-16 | Nortel Networks Limited | Unidirectional streaming services in wireless systems |
FI106493B (en) * | 1999-02-09 | 2001-02-15 | Nokia Mobile Phones Ltd | A method and system for reliably transmitting packet data |
US6609167B1 (en) * | 1999-03-17 | 2003-08-19 | Adaptec, Inc. | Host and device serial communication protocols and communication packet formats |
US6397365B1 (en) | 1999-05-18 | 2002-05-28 | Hewlett-Packard Company | Memory error correction using redundant sliced memory and standard ECC mechanisms |
US6560725B1 (en) * | 1999-06-18 | 2003-05-06 | Madrone Solutions, Inc. | Method for apparatus for tracking errors in a memory system |
FI109251B (en) * | 1999-09-10 | 2002-06-14 | Nokia Corp | Communication method, radio system, radio transmitter and radio receiver |
TW512320B (en) | 1999-09-10 | 2002-12-01 | Matsushita Electric Ind Co Ltd | Signal processing device |
US6308294B1 (en) * | 1999-11-17 | 2001-10-23 | Motorola, Inc. | Adaptive hybrid ARQ using turbo code structure |
US6625749B1 (en) | 1999-12-21 | 2003-09-23 | Intel Corporation | Firmware mechanism for correcting soft errors |
GB2362729B (en) | 1999-12-23 | 2004-02-11 | St Microelectronics Sa | Memory access debug facility |
CA2397893C (en) * | 2000-01-20 | 2011-05-03 | Nortel Networks Limited | Hybrid arq schemes with soft combining in variable rate packet data applications |
US6845472B2 (en) * | 2000-01-25 | 2005-01-18 | Hewlett-Packard Development Company, L.P. | Memory sub-system error cleansing |
US6832340B2 (en) * | 2000-01-26 | 2004-12-14 | Hewlett-Packard Development Company, L.P. | Real-time hardware memory scrubbing |
US6823424B2 (en) * | 2000-01-26 | 2004-11-23 | Hewlett-Packard Development Company, L.P. | Rebuild bus utilization |
US6715116B2 (en) * | 2000-01-26 | 2004-03-30 | Hewlett-Packard Company, L.P. | Memory data verify operation |
CA2401126C (en) * | 2000-02-23 | 2010-11-09 | George Rodney Nelson Jr. | Access probe acknowledgement with collision detection |
JP3839215B2 (en) | 2000-03-14 | 2006-11-01 | 株式会社日立製作所 | Error detection / correction method, main storage controller for computer system, and computer system |
US6507928B1 (en) | 2000-03-17 | 2003-01-14 | Stmicroelectronics, Inc. | Processor cache system with parity protection and method of operation |
US6697986B2 (en) * | 2000-05-22 | 2004-02-24 | Samsung Electronics Co., Ltd. | Data transmission apparatus and method for an HARQ data communication system |
JP2002007225A (en) | 2000-06-22 | 2002-01-11 | Fujitsu Ltd | Address parity error processing method, information processor, and storage device |
DE10192614T1 (en) * | 2000-06-23 | 2002-12-05 | Sony Corp | Playback device and playback method for a record carrier, data output control method, data output method, error determination method and data output and playback method |
JP4707803B2 (en) * | 2000-07-10 | 2011-06-22 | エルピーダメモリ株式会社 | Error rate determination method and semiconductor integrated circuit device |
JP3595495B2 (en) | 2000-07-27 | 2004-12-02 | Necマイクロシステム株式会社 | Semiconductor storage device |
US6977888B1 (en) * | 2000-09-14 | 2005-12-20 | Telefonaktiebolaget L M Ericsson (Publ) | Hybrid ARQ for packet data transmission |
KR100464485B1 (en) * | 2000-11-09 | 2004-12-31 | 엘지전자 주식회사 | A method and a device of transmitting high-speed packet data |
US6779150B1 (en) | 2000-12-21 | 2004-08-17 | Emc Corporation | CRC error detection system and method |
JP2002197878A (en) * | 2000-12-26 | 2002-07-12 | Hitachi Ltd | Semiconductor device and data processing system |
US6754858B2 (en) | 2001-03-29 | 2004-06-22 | International Business Machines Corporation | SDRAM address error detection method and apparatus |
US6909758B2 (en) * | 2001-04-27 | 2005-06-21 | Telefonaktiebolaget Lm Ericsson (Publ) | Systems and methods for decoding data blocks |
ATE369674T1 (en) * | 2001-05-14 | 2007-08-15 | Lg Electronics Inc | METHOD FOR CONTROLLING DATA TRANSMISSION IN A RADIO COMMUNICATIONS SYSTEM |
US6883130B2 (en) * | 2001-05-24 | 2005-04-19 | Telefonaktiebolaget Lm Ericsson (Publ) | Enhanced and adaptive error detection in digital communications |
US6996750B2 (en) * | 2001-05-31 | 2006-02-07 | Stratus Technologies Bermuda Ltd. | Methods and apparatus for computer bus error termination |
US6745364B2 (en) * | 2001-06-28 | 2004-06-01 | Microsoft Corporation | Negotiated/dynamic error correction for streamed media |
JP4059472B2 (en) * | 2001-08-09 | 2008-03-12 | 株式会社ルネサステクノロジ | Memory card and memory controller |
US6795360B2 (en) * | 2001-08-23 | 2004-09-21 | Integrated Device Technology, Inc. | Fifo memory devices that support all four combinations of DDR or SDR write modes with DDR or SDR read modes |
US7082071B2 (en) * | 2001-08-23 | 2006-07-25 | Integrated Device Technology, Inc. | Integrated DDR/SDR flow control managers that support multiple queues and MUX, DEMUX and broadcast operating modes |
US7206990B2 (en) | 2001-09-27 | 2007-04-17 | Seagate Technology Llc | Data sector error handling mechanism |
US7028213B2 (en) | 2001-09-28 | 2006-04-11 | Hewlett-Packard Development Company, L.P. | Error indication in a raid memory system |
US6883131B2 (en) | 2001-09-28 | 2005-04-19 | Sun Microsystems, Inc. | XOR processing incorporating error correction code data protection |
US7310757B2 (en) | 2001-10-11 | 2007-12-18 | Altera Corporation | Error detection on programmable logic resources |
US6646911B2 (en) | 2001-10-26 | 2003-11-11 | Mitsubishi Denki Kabushiki Kaisha | Thin film magnetic memory device having data read current tuning function |
US6735139B2 (en) * | 2001-12-14 | 2004-05-11 | Silicon Storage Technology, Inc. | System and method for providing asynchronous SRAM functionality with a DRAM array |
US6760814B2 (en) | 2001-12-17 | 2004-07-06 | Lsi Logic Corporation | Methods and apparatus for loading CRC values into a CRC cache in a storage controller |
US6700867B2 (en) * | 2001-12-20 | 2004-03-02 | Motorola, Inc. | Method and system for reduced memory hybrid automatic repeat request |
US6990604B2 (en) | 2001-12-28 | 2006-01-24 | Storage Technology Corporation | Virtual storage status coalescing with a plurality of physical storage devices |
KR20040080928A (en) | 2002-01-31 | 2004-09-20 | 마츠시타 덴끼 산교 가부시키가이샤 | Information processing apparatus, memory management apparatus, memory management method, and information processing method |
US6792501B2 (en) | 2002-01-31 | 2004-09-14 | Phision Electronic Corp | Universal serial bus flash memory integrated circuit device |
US6941493B2 (en) | 2002-02-27 | 2005-09-06 | Sun Microsystems, Inc. | Memory subsystem including an error detection mechanism for address and control signals |
US6892159B2 (en) * | 2002-05-17 | 2005-05-10 | Sun Microsystems, Inc. | Method and system for storing field replaceable unit operational history information |
US20040002847A1 (en) * | 2002-06-26 | 2004-01-01 | Sun Microsystems, Inc. | Method for creating and displaying signaling eye-plots |
JP4042961B2 (en) | 2002-08-27 | 2008-02-06 | 富士フイルム株式会社 | Recording medium cartridge and recording / reproducing apparatus thereof |
CN100405340C (en) | 2002-08-30 | 2008-07-23 | 松下电器产业株式会社 | Flow data processing device |
US20040088497A1 (en) | 2002-11-06 | 2004-05-06 | Deans Russell C. | Methods and apparatus for exchanging data using cyclic redundancy check codes |
EP1429488B1 (en) * | 2002-12-09 | 2016-03-09 | Broadcom Corporation | Incremental redundancy support in an EDGE cellular wireless terminal |
IL154346A (en) | 2003-02-06 | 2010-06-16 | Eyal Cohen | Method and system for protecting against illegal copy and/or use of digital content stored on optical or other media |
JP4299558B2 (en) | 2003-03-17 | 2009-07-22 | 株式会社ルネサステクノロジ | Information storage device and information processing system |
US7234099B2 (en) | 2003-04-14 | 2007-06-19 | International Business Machines Corporation | High reliability memory module with a fault tolerant address and command bus |
US20040237001A1 (en) | 2003-05-21 | 2004-11-25 | Sun Microsystems, Inc. | Memory integrated circuit including an error detection mechanism for detecting errors in address and control signals |
JP4391170B2 (en) | 2003-09-05 | 2009-12-24 | 株式会社日立製作所 | Data transfer device control method, data transfer circuit, and disk array device |
IES20030722A2 (en) | 2003-10-01 | 2005-04-06 | Yqa Now Ltd | A data storage device |
US7200770B2 (en) | 2003-12-31 | 2007-04-03 | Hewlett-Packard Development Company, L.P. | Restoring access to a failed data storage device in a redundant memory system |
WO2005076203A1 (en) | 2004-02-03 | 2005-08-18 | Matsushita Electric Industrial Co., Ltd. | Memory card, data processor, memory card control method and memory card setting method |
JP4397770B2 (en) | 2004-09-17 | 2010-01-13 | 富士通株式会社 | Storage medium control apparatus, storage medium control method, and storage medium control program |
US7362486B2 (en) * | 2004-09-29 | 2008-04-22 | Ricoh Company, Ltd. | Optical scanning device with at least one resin lens for controlling a beam waist position shift |
US7257762B2 (en) | 2004-10-07 | 2007-08-14 | Lsi Corporation | Memory interface with write buffer and encoder |
US20060077750A1 (en) | 2004-10-07 | 2006-04-13 | Dell Products L.P. | System and method for error detection in a redundant memory system |
JP2006134064A (en) | 2004-11-05 | 2006-05-25 | Hitachi Ltd | Storage control apparatus and method for detecting writing error in storage medium |
JP4303187B2 (en) | 2004-11-10 | 2009-07-29 | 富士通株式会社 | Program, storage control method, and storage device |
JP2006164465A (en) | 2004-12-10 | 2006-06-22 | Fujitsu Ltd | Optical storage apparatus, and method and program for recording optical storage medium |
US7168023B2 (en) * | 2004-12-30 | 2007-01-23 | Motorola, Inc. | Method and apparatus for full rate erasure handling in CDMA |
US7831882B2 (en) * | 2005-06-03 | 2010-11-09 | Rambus Inc. | Memory system with error detection and retry modes of operation |
US7519894B2 (en) | 2005-06-14 | 2009-04-14 | Infineon Technologies Ag | Memory device with error correction code module |
US7734980B2 (en) | 2005-06-24 | 2010-06-08 | Intel Corporation | Mitigating silent data corruption in a buffered memory module architecture |
JP4409483B2 (en) | 2005-06-30 | 2010-02-03 | 富士通株式会社 | Storage system, storage control device, and storage control method |
JP4884721B2 (en) | 2005-08-22 | 2012-02-29 | 株式会社日立製作所 | Storage system and storage control method that do not require storage device format |
US8892963B2 (en) | 2005-11-10 | 2014-11-18 | Advanced Micro Devices, Inc. | Error detection in high-speed asymmetric interfaces utilizing dedicated interface lines |
US7774761B2 (en) | 2005-12-27 | 2010-08-10 | International Business Machines Corporation | Use of memory watch points and a debugger to improve analysis of runtime memory access errors |
US8352805B2 (en) | 2006-05-18 | 2013-01-08 | Rambus Inc. | Memory error detection |
US8843805B1 (en) * | 2012-03-16 | 2014-09-23 | Juniper Networks, Inc. | Memory error protection using addressable dynamic ram data locations |
-
2005
- 2005-06-03 US US11/145,429 patent/US7831882B2/en active Active
-
2006
- 2006-05-26 WO PCT/US2006/020698 patent/WO2006132840A2/en active Application Filing
- 2006-06-02 TW TW095119679A patent/TW200705453A/en unknown
-
2010
- 2010-11-05 US US12/940,942 patent/US9141479B2/en active Active
-
2012
- 2012-12-29 US US13/730,942 patent/US8918703B2/en active Active
-
2015
- 2015-08-17 US US14/828,013 patent/US9274892B2/en active Active
- 2015-08-17 US US14/827,978 patent/US9665430B2/en active Active
- 2015-09-15 US US14/855,271 patent/US10095565B2/en active Active
-
2018
- 2018-09-04 US US16/120,819 patent/US10621023B2/en active Active
-
2020
- 2020-02-28 US US16/805,619 patent/US11775369B2/en active Active
-
2023
- 2023-08-14 US US18/449,118 patent/US20240070000A1/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3893072A (en) * | 1973-08-03 | 1975-07-01 | Int Data Sciences Inc | Error correction system |
US5502733A (en) * | 1991-03-08 | 1996-03-26 | Matsushita Electric Industrial Co., Ltd. | Data transfer device |
US5490153A (en) * | 1994-08-04 | 1996-02-06 | International Business Machines Corporation | Recovery of lost frames in a communication link |
Also Published As
Publication number | Publication date |
---|---|
US20240070000A1 (en) | 2024-02-29 |
US20190095264A1 (en) | 2019-03-28 |
US10621023B2 (en) | 2020-04-14 |
US20150378817A1 (en) | 2015-12-31 |
US10095565B2 (en) | 2018-10-09 |
US11775369B2 (en) | 2023-10-03 |
US20200264943A1 (en) | 2020-08-20 |
US7831882B2 (en) | 2010-11-09 |
US9665430B2 (en) | 2017-05-30 |
US20150378818A1 (en) | 2015-12-31 |
WO2006132840A3 (en) | 2007-04-19 |
US8918703B2 (en) | 2014-12-23 |
US20160004597A1 (en) | 2016-01-07 |
US20060277434A1 (en) | 2006-12-07 |
TW200705453A (en) | 2007-02-01 |
US20130139032A1 (en) | 2013-05-30 |
US20110119551A1 (en) | 2011-05-19 |
US9141479B2 (en) | 2015-09-22 |
US9274892B2 (en) | 2016-03-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11775369B2 (en) | Memory controller with error detection and retry modes of operation | |
US10838793B2 (en) | Memory device with unidirectional error detection code transfer for both read and write data transmitted via bidirectional data link | |
US9459960B2 (en) | Controller device for use with electrically erasable programmable memory chip with error detection and retry modes of operation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 06760494 Country of ref document: EP Kind code of ref document: A2 |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 06760494 Country of ref document: EP Kind code of ref document: A2 |