WO2006107705A1 - Method for making a semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction - Google Patents
Method for making a semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction Download PDFInfo
- Publication number
- WO2006107705A1 WO2006107705A1 PCT/US2006/011665 US2006011665W WO2006107705A1 WO 2006107705 A1 WO2006107705 A1 WO 2006107705A1 US 2006011665 W US2006011665 W US 2006011665W WO 2006107705 A1 WO2006107705 A1 WO 2006107705A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- region
- superlattice
- semiconductor
- base silicon
- energy band
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 109
- 238000000034 method Methods 0.000 title claims abstract description 34
- 239000010410 layer Substances 0.000 claims abstract description 86
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 57
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 57
- 239000010703 silicon Substances 0.000 claims abstract description 57
- 239000002356 single layer Substances 0.000 claims abstract description 19
- 239000002019 doping agent Substances 0.000 claims abstract description 17
- 239000013078 crystal Substances 0.000 claims abstract description 6
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 14
- 229910052760 oxygen Inorganic materials 0.000 claims description 14
- 239000001301 oxygen Substances 0.000 claims description 14
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 8
- 229910052757 nitrogen Inorganic materials 0.000 claims description 5
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 claims description 3
- 229910052731 fluorine Inorganic materials 0.000 claims description 3
- 239000011737 fluorine Substances 0.000 claims description 3
- CSJDCSCTVDEHRN-UHFFFAOYSA-N methane;molecular oxygen Chemical compound C.O=O CSJDCSCTVDEHRN-UHFFFAOYSA-N 0.000 claims description 3
- 239000000463 material Substances 0.000 description 20
- 230000037230 mobility Effects 0.000 description 16
- 239000002800 charge carrier Substances 0.000 description 11
- 230000004888 barrier function Effects 0.000 description 6
- 230000008901 benefit Effects 0.000 description 4
- 230000008021 deposition Effects 0.000 description 4
- 238000003775 Density Functional Theory Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000002052 molecular layer Substances 0.000 description 2
- 241001496863 Candelaria Species 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910000676 Si alloy Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 229910008310 Si—Ge Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 239000002099 adlayer Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 125000004429 atom Chemical group 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 235000021438 curry Nutrition 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000007734 materials engineering Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 239000002086 nanomaterial Substances 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- 125000004430 oxygen atom Chemical group O* 0.000 description 1
- 230000035699 permeability Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 241000894007 species Species 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/15—Structures with periodic or quasi periodic potential variation, e.g. multiple quantum wells, superlattices
- H01L29/151—Compositional structures
- H01L29/152—Compositional structures with quantum effects only in vertical direction, i.e. layered structures with quantum effects solely resulting from vertical potential variation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/15—Structures with periodic or quasi periodic potential variation, e.g. multiple quantum wells, superlattices
- H01L29/151—Compositional structures
- H01L29/152—Compositional structures with quantum effects only in vertical direction, i.e. layered structures with quantum effects solely resulting from vertical potential variation
- H01L29/155—Comprising only semiconductor materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
Definitions
- the present invention relates to the field of semiconductors, and, more particularly, to semiconductors having enhanced properties based upon energy band engineering and associated methods.
- U.S. Patent No. 6,472,685 B2 to Takagi discloses a semiconductor device including a silicon and carbon layer sandwiched between silicon layers so that the conduction band and valence band of the second silicon layer receive a tensile strain. Electrons having a smaller effective mass, and which have been induced by an electric field applied to the gate electrode, are confined in the second silicon layer, thus, an n-channel MOSFET is asserted to have a higher mobility.
- U.S. Patent No. 4,937,204 to Ishibashi et al discloses a superlattice in which a plurality of layers, less than eight monolayers, and containing a fraction or a binary compound semiconductor layers, are alternately and epitaxially grown. The direction of main current flow is perpendicular to the layers of the superlattice.
- U.S. Patent No. 5,357,119 to Wang et al discloses a Si-Ge short period superlattice with higher mobility achieved by reducing alloy scattering in the superlattice.
- U.S. Patent No. 5,683,934 to Candelaria discloses an enhanced mobility MOSFET including a channel layer comprising an alloy of silicon and a second material substitutionally present in the silicon lattice at a percentage that places the channel layer under tensile stress.
- U.S. Patent No. 5,216,262 to Tsu discloses a quantum well structure comprising two barrier regions and a thin epitaxially grown semiconductor layer sandwiched between the barriers. Each barrier region consists of alternate layers of Si ⁇ 2 /Si with a thickness generally in a range of two to six monolayers. A much thicker section of silicon is sandwiched between the barriers.
- An article entitled "Phenomena in silicon nanostructure devices" also to Tsu and published online September 6, 2000 by Applied Physics and Materials Science & Processing, pp. 391-402 discloses a semiconductor-atomic superlattice (SAS) of silicon and oxygen. The Si/0 superlattice is disclosed as useful in a silicon quantum and light-emitting devices.
- SAS semiconductor-atomic superlattice
- a green electromuminescence diode structure was constructed and tested. Current flow in the diode structure is vertical, that is, perpendicular to the layers of the SAS.
- the disclosed SAS may include semiconductor layers separated by adsorbed species such as oxygen atoms, and CO molecules. The silicon growth beyond the adsorbed monolayer of oxygen is described as epitaxial with a fairly low defect density.
- One SAS structure included a 1.1 nm thick silicon portion that is about eight atomic layers of silicon, and another structure had twice this thickness of silicon.
- An article to Luo et al . entitled “Chemical Design of Direct-Gap Light-Emitting Silicon” published in Physical Review Letters, Vol. 89, No. 7 (August 12, 2002) further discusses the light emitting SAS structures of Tsu.
- a method for making a semiconductor device which may include forming a superlattice comprising a plurality of stacked groups of layers. More particularly, each group of layers of the superlattice may include a plurality of stacked base silicon monolayers defining a base silicon portion and an energy band-modifying layer thereon.
- the energy band-modifying layer may include at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base silicon portions.
- the method may further include forming a semiconductor layer adjacent the superlattice and comprising at least one first region therein including a first conductivity type dopant. At least one second region may be formed in the superlattice including a second conductivity type dopant to define, with the at least one first region, at least one semiconductor junction.
- the semiconductor device may advantageously be used in a number of applications.
- such applications may include diodes, field-effect or bipolar transistors, optical devices, etc.
- the at least one first region and the at least one second region may be in direct contact with one another, or they may be spaced from one another. Moreover, the at least one first region and the at least one second region may be arranged in a vertical direction so that the at least one semiconductor junction extends in a lateral direction. Alternately, the at least one first region and the at least one second region may be arranged in a lateral direction so that the at least one semiconductor junction extends in a vertical direction.
- Each energy band-modifying layer may include a non-semiconductor such as oxygen, nitrogen, fluorine, and carbon-oxygen, for example.
- each energy band- modifying layer may be a single monolayer thick, and each base silicon portion may be less than eight monolayers thick.
- Forming the superlattice may further include forming a base semiconductor cap layer on an uppermost group of layers.
- all of the base silicon portions may be a same number of monolayers thick, or at least some of the base silicon portions may be a different number of monolayers thick.
- FIGS. 1-4 are schematic cross-sectional views of different embodiments of semiconductor device portions in accordance with the present invention.
- FIG. 5 is a greatly enlarged schematic cross- sectional view of the superlattice as shown in FIG. 1.
- FIG. 6 is a perspective schematic atomic diagram of a portion of the superlattice shown in FIG. 1.
- FIG. 7 is a greatly enlarged schematic cross- sectional view of another embodiment of a superlattice that may be used in the device of FIG. 1.
- FIG. 8A is a graph of the calculated band structure from the gamma point (G) for both bulk silicon as in the prior art, and for the 4/1 Si/O superlattice as shown in FIGS. 1, 5, and 6.
- FIG. 8B is a graph of the calculated band structure from the Z point for both bulk silicon as in the prior art, and for the 4/1 Si/0 superlattice as shown in FIGS. 1, 5, and 6.
- FIG. 8C is a graph of the calculated band structure from both the gamma and Z points for both bulk silicon as in the prior art, and for the 5/1/3/1 Si/O superlattice as shown in FIG. 7.
- FIG. 8C is a graph of the calculated band structure from both the gamma and Z points for both bulk silicon as in the prior art, and for the 5/1/3/1 Si/O superlattice as shown in FIG. 7.
- FIG. 8C is a graph of the calculated band structure from both the gamma and Z points for both bulk silicon as in the prior art, and for the 5/1/3/1 Si/O superlattice as shown in FIG. 7.
- FIG. 8C is a graph of the calculated band structure from both the gamma and Z points for both bulk silicon as in the prior art, and for the 5/1/3/1 Si/O superlattice as shown in FIG. 7.
- FIG. 8C is a graph of the calculated band structure from both the gamma and Z points for both bulk silicon as in the prior art, and
- the present invention relates to controlling the properties of semiconductor materials at the atomic or molecular level to achieve improved performance within semiconductor devices. Further, the invention relates to the identification, creation, and use of improved materials for use in the conduction paths of semiconductor devices.
- f is the Fermi-Dirac distribution
- E F is the Fermi energy
- T is the temperature
- E(k,n) is the energy of an electron in the state corresponding to wave vector k and the n th energy band
- the indices i and j refer to Cartesian coordinates x, y and z
- the integrals are taken over the Brillouin zone (B.Z.)
- the summations are taken over bands with energies above and below the Fermi energy for electrons and holes respectively .
- Applicants' definition of the conductivity reciprocal effective mass tensor is such that a tensorial component of the conductivity of the material is greater for greater values of the corresponding component of the conductivity reciprocal effective mass tensor.
- the superlattices described herein set the values of the conductivity reciprocal effective mass tensor so as to enhance the conductive properties of the material, such as typically for a preferred direction of charge carrier transport .
- the inverse of the appropriate tensor element is referred to as the conductivity effective mass.
- the conductivity effective mass for electrons/holes as described above and calculated in the direction of intended carrier transport is used to distinguish improved materials.
- a semiconductor device 20 including a superlattice 25 with a pair of oppositely-doped regions 21, 22 therein defining a semiconductor junction 23.
- the first region 21 has a P-type conductivity and the second region 22 has an N-type conductivity to thereby form a P/N junction 23.
- the P/N junction structure of the semiconductor device 20 allows it to advantageously be used in numerous applications.
- such applications may include diodes, field-effect or bipolar transistors, optical devices, etc., as will be appreciated by those skilled in the art.
- the first and second regions 21, 22 are in direct contact with one another.
- the first and second regions 21, 23 are also arranged in a lateral direction (i.e., side-by-side) so that the semiconductor junction 23 extends in a generally vertical direction.
- the first and second regions 21, 22 may also be arranged in a vertical direction so that the semiconductor junction 23' extends in a generally lateral direction, as shown in FIG. 2.
- the semiconductor device 20'' may also include a semiconductor layer 24'' adjacent the superlattice.
- the semiconductor layer 24'' is vertically above the superlattice 25'', but in other embodiments it may be below the superlattice or laterally adjacent the superlattice, as will be appreciated by those skilled in the art.
- the P-type dopant encompasses the entire superlattice 25''
- the N-type dopant encompasses the entire semiconductor layer 24'', although the dopants may occupy smaller portions in other embodiments.
- the first and second regions 21, 22 may be spaced from one another. Referring more particularly to FIG.
- the semiconductor device 20' '' has a P-i-N structure with an intrinsic semiconductor layer 26''' between the semiconductor layer 24''', which has an N-type dopant, and the superlattice 25''', which has a P-type dopant.
- an intrinsic region may also be used where the N and P regions are both in the superlattice 25, such as between the first and second regions 21, 22 and 21', 22' of the devices 20, 20', respectively.
- first and second regions 21, 22 need not always be arranged in vertical or lateral directions. That is, the regions 21, 22 may be arranged in a first diagonal direction so that the semiconductor junction 23 extends in a second diagonal direction transverse to the first diagonal direction. This may be done, for example, using angled dopant implantations, as will be understood by those of skill in the art.
- the materials or structures are in the form of a superlattice 25 whose structure is controlled at the atomic or molecular level and may be formed using known techniques of atomic or molecular layer deposition.
- the superlattice 25 includes a plurality of layer groups 45a- 45n arranged in stacked relation, as perhaps best understood with specific reference to the schematic cross-sectional view of FIG. 5.
- Each group of layers 45a-45n of the superlattice 25 illustratively includes a plurality of stacked base semiconductor monolayers 46 defining a respective base semiconductor portion 46a-46n and an energy band-modifying layer 50 thereon.
- the energy band- modifying layers 50 are indicated by stippling in FIG. 5 for clarity of illustration.
- the energy band-modifying layer 50 illustratively includes one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. In other embodiments, more than one such monolayer may be possible. It should be noted that reference herein to a non-semiconductor or semiconductor monolayer means that the material used for the monolayer would be a non-semiconductor or semiconductor if formed in bulk. That is, a single monolayer of a material, such as semiconductor, may not necessarily exhibit the same properties that it would if formed in bulk or in a relatively thick layer, as will be appreciated by those skilled in the art .
- the semiconductor device such as the illustrated MOSFET 20 enjoys a higher charge carrier mobility based upon the lower conductivity effective mass than would otherwise be present.
- the superlattice 25 may further have a substantially direct energy bandgap that may be particularly advantageous for opto-electronic devices, for example, as described in further detail below.
- the source/drain regions 22, 23 and gate 35 of the MOSFET 20 may be considered as regions for causing the transport of charge carriers through the superlattice in a parallel direction relative to the layers of the stacked groups 45a-45n. Other such regions are also contemplated by the present invention.
- the superlattice 25 also illustratively includes a cap layer 52 on an upper layer group 45n.
- the cap layer 52 may comprise a plurality of base semiconductor monolayers 46.
- the cap layer 52 may have between 2 to 100 monolayers of the base semiconductor, and, more preferably between 10 to 50 monolayers.
- Each base semiconductor portion 46a-46n may comprise a base semiconductor selected from the group consisting of Group IV semiconductors, Group III-V semiconductors, and Group II -VT semiconductors.
- Group IV semiconductors also includes Group IV-IV semiconductors, as will be appreciated by those skilled in the art.
- the base semiconductor may comprise at least one of silicon and germanium, for example.
- Each energy band-modifying layer 50 may comprise a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon- oxygen, for example.
- the non-semiconductor is also desirably thermally stable through deposition of a next layer to thereby facilitate manufacturing.
- the non-semiconductor may be another inorganic or organic element or compound that is compatible with the given semiconductor processing as will be appreciated by those skilled in the art.
- the base semiconductor may comprise at least one of silicon and germanium, for example [0040] It should be noted that the term monolayer is meant to include a single atomic layer and also a single molecular layer.
- the energy band- modifying layer 50 provided by a single monolayer is also meant to include a monolayer wherein not all of the possible sites are occupied.
- a 4/1 repeating structure is illustrated for silicon as the base semiconductor material, and oxygen as the energy band-modifying material. Only half of the possible sites for oxygen are occupied.
- this one half occupation would not necessarily be the case as will be appreciated by those skilled in the art. Indeed it can be seen even in this schematic diagram, that individual atoms of oxygen in a given monolayer are not precisely aligned along a flat plane as will also be appreciated by those of skill in the art of atomic deposition. By way of example, a preferred occupation range is from about one-eighth to one-half of the possible oxygen sites being full, although other numbers may be used in certain embodiments . [0042] Silicon and oxygen are currently widely used in conventional semiconductor processing, and, hence, manufacturers will be readily able to use these materials as described herein. Atomic or monolayer deposition is also now widely used.
- semiconductor devices incorporating the superlattice 25 in accordance with the invention may be readily adopted and implemented, as will be appreciated by those skilled in the art.
- a superlattice such as the Si/O superlattice
- the number of silicon monolayers should desirably be seven or less so that the energy band of the superlattice is common or relatively uniform throughout to achieve the desired advantages.
- the 4/1 repeating structure shown in FIGS. 5 and 6, for Si/0 has been modeled to indicate an enhanced mobility for electrons and holes in the X direction.
- the calculated conductivity effective mass for electrons is 0.26 and for the 4/1 SiO superlattice in the X direction it is 0.12 resulting in a ratio of 0.46.
- the calculation for holes yields values of 0.36 for bulk silicon and 0.16 for the 4/1 Si/0 superlattice resulting in a ratio of 0.44.
- the lower conductivity effective mass for the 4/1 Si/O embodiment of the superlattice 25 may be less than two-thirds the conductivity effective mass than would otherwise occur, and this applies for both electrons and holes.
- the superlattice 25 may further comprise at least one type of conductivity dopant therein as will also be appreciated by those skilled in the art .
- FIG. 7 another embodiment of a superlattice 25' in accordance with the invention having different properties is now described.
- a repeating pattern of 3/1/5/l is illustrated. More particularly, the lowest base semiconductor portion 46a' has three monolayers, and the second lowest base semiconductor portion 46b' has five monolayers. This pattern repeats throughout the superlattice 25'
- the energy band-modifying layers 50' may each include a single monolayer.
- the enhancement of charge carrier mobility is independent of orientation in the plane of the layers.
- all of the base semiconductor portions of a superlattice may be a same number of monolayers thick. In other embodiments, at least some of the base semiconductor portions may be a different number of monolayers thick. In still other embodiments, all of the base semiconductor portions may be a different number of monolayers thick.
- DFT Density Functional Theory
- FIG. 8A shows the calculated band structure from the gamma point (G) for both bulk silicon (represented by continuous lines) and for the 4/1 Si/0 superlattice 25 as shown in FIGS. 5-6 (represented by dotted lines) .
- the directions refer to the unit cell of the 4/1 Si/O structure and not to the conventional unit cell of Si, although the (001) direction in the figure does correspond to the (001) direction of the conventional unit cell of Si, and, hence, shows the expected location of the Si conduction band minimum.
- the (100) and (010) directions in the figure correspond to the (110) and (-110) directions of the conventional Si unit cell.
- the bands of Si on the figure are folded to represent them on the appropriate reciprocal lattice directions for the 4/1 Si/0 structure.
- the conduction band minimum for the 4/1 Si/0 structure is located at the gamma point in contrast to bulk silicon (Si) , whereas the valence band minimum occurs at the edge of the Brillouin zone in the (001) direction which we refer to as the Z point.
- the greater curvature of the conduction band minimum for the 4/1 Si/0 structure compared to the curvature of the conduction band minimum for Si owing to the band splitting due to the perturbation introduced by the additional oxygen layer.
- FIG. 8B shows the calculated band structure from the Z point for both bulk silicon (continuous lines) and for the 4/1 Si/0 superlattice 25 (dotted lines) . This figure illustrates the enhanced curvature of the valence band in the (100) direction.
- FIG. 8C shows the calculated band structure from both the gamma and Z point for both bulk silicon (continuous lines) and for the 5/1/3/1 Si/0 structure of the superlattice 25' of FIG. 7 (dotted lines) . Due to the symmetry of the 5/1/3/1 Si/0 structure, the calculated band structures in the (100) and (010) directions are equivalent. Thus the conductivity effective mass and mobility are expected to be isotropic in the plane parallel to the layers, i.e. perpendicular to the (001) stacking direction. Note that in the 5/1/3/1 Si/0 example the conduction band minimum and the valence band maximum are both at or close to the Z point .
- a method aspect of the invention is for making a semiconductor device 20 and may include forming a superlattice 25 comprising a plurality of stacked groups of layers 45.
- Each group of layers 45 of the superlattice 25 may include a plurality of stacked base silicon monolayers 46 defining a base silicon portion 46a and an energy band-modifying layer 50 thereon.
- the energy band- modifying layer 50 may include at least one non- semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions 46.
- the method may further include forming at least one pair of oppositely-doped regions 21, 22 in the superlattice 25 defining at least one semiconductor junction 23.
- Another related method aspect of the invention may include forming a semiconductor layer 24'' adjacent the superlattice 25'' and comprising at least one first region therein including a first conductivity type dopant (N-type in the example illustrated in FIG. 3) .
- At least one second region may be formed in the superlattice including a second conductivity type dopant (P-type in the illustrated example) to define, with the at least one first region, at least one semiconductor junction.
- SEMICONDUCTOR DEVICE INCLUDING A SUPERLATTICE WITH REGIONS DEFINING A SEMICONDUCTOR JUNCTION, attorney docket number 62682; METHOD FOR MAKING A SEMICONDUCTOR DEVICE INCLUDING A SUPERLATTICE WITH REGIONS DEFINING A SEMICONDUCTOR JUNCTION, attorney docket number 62683; and SEMICONDUCTOR DEVICE INCLUDING A SUPERLATTICE AND ADJACENT SEMICONDUCTOR LAYER WITH DOPED REGIONS DEFINING A SEMICONDUCTOR JUNCTION, attorney docket number 62693, the entire disclosures of which are hereby incorporated herein by reference.
Abstract
A method for making a semiconductor device may include forming a superlattice comprising a plurality of stacked groups of layers. Each group of layers of the superlattice may include a plurality of stacked base silicon monolayers defining a base silicon portion and an energy band-modifying layer thereon. The energy band-modifying layer may include at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base silicon portions. The method may further include forming a semiconductor layer adjacent the superlattice and comprising at least one first region therein including a first conductivity type dopant. At least one second region may be formed in the superlattice including a second conductivity type dopant to define, with the at least one first region, at least one semiconductor junction.
Description
METHOD FOR MAKING A SEMICONDUCTOR DEVICE INCLUDING A
SUPERLATTICE AND ADJACENT SEMICONDUCTOR LAYER WITH DOPED
REGIONS DEFINING A SEMICONDUCTOR JUNCTION
Field of the Invention
[0001] The present invention relates to the field of semiconductors, and, more particularly, to semiconductors having enhanced properties based upon energy band engineering and associated methods.
Background of the Invention
[0002] Structures and techniques have been proposed to enhance the performance of semiconductor devices, such as by enhancing the mobility of the charge carriers. For example, U.S. Patent Application No. 2003/0057416 to Currie et al . discloses strained material layers of silicon, silicon-germanium, and relaxed silicon and also including impurity-free zones that would otherwise cause performance degradation. The resulting biaxial strain in the upper silicon layer alters the carrier mobilities enabling higher speed and/or lower power devices. Published U.S. Patent Application No. 2003/0034529 to
Fitzgerald et al . discloses a CMOS inverter also based upon similar strained silicon technology.
[0003] U.S. Patent No. 6,472,685 B2 to Takagi discloses a semiconductor device including a silicon and carbon layer sandwiched between silicon layers so that the conduction band and valence band of the second silicon layer receive a tensile strain. Electrons having a smaller effective mass, and which have been induced by an electric field applied to the gate electrode, are confined in the second silicon layer, thus, an n-channel MOSFET is asserted to have a higher mobility.
[0004] U.S. Patent No. 4,937,204 to Ishibashi et al . discloses a superlattice in which a plurality of layers, less than eight monolayers, and containing a fraction or a binary compound semiconductor layers, are alternately and epitaxially grown. The direction of main current flow is perpendicular to the layers of the superlattice. [0005] U.S. Patent No. 5,357,119 to Wang et al . discloses a Si-Ge short period superlattice with higher mobility achieved by reducing alloy scattering in the superlattice. Along these lines, U.S. Patent No. 5,683,934 to Candelaria discloses an enhanced mobility MOSFET including a channel layer comprising an alloy of silicon and a second material substitutionally present in the silicon lattice at a percentage that places the channel layer under tensile stress.
[0006] U.S. Patent No. 5,216,262 to Tsu discloses a quantum well structure comprising two barrier regions and a thin epitaxially grown semiconductor layer sandwiched between the barriers. Each barrier region consists of alternate layers of Siθ2/Si with a thickness generally in
a range of two to six monolayers. A much thicker section of silicon is sandwiched between the barriers. [0007] An article entitled "Phenomena in silicon nanostructure devices" also to Tsu and published online September 6, 2000 by Applied Physics and Materials Science & Processing, pp. 391-402 discloses a semiconductor-atomic superlattice (SAS) of silicon and oxygen. The Si/0 superlattice is disclosed as useful in a silicon quantum and light-emitting devices. In particular, a green electromuminescence diode structure was constructed and tested. Current flow in the diode structure is vertical, that is, perpendicular to the layers of the SAS. The disclosed SAS may include semiconductor layers separated by adsorbed species such as oxygen atoms, and CO molecules. The silicon growth beyond the adsorbed monolayer of oxygen is described as epitaxial with a fairly low defect density. One SAS structure included a 1.1 nm thick silicon portion that is about eight atomic layers of silicon, and another structure had twice this thickness of silicon. An article to Luo et al . entitled "Chemical Design of Direct-Gap Light-Emitting Silicon" published in Physical Review Letters, Vol. 89, No. 7 (August 12, 2002) further discusses the light emitting SAS structures of Tsu.
[0008] Published International Application WO 02/103,767 Al to Wang, Tsu and Lofgren, discloses a barrier building block of thin silicon and oxygen, carbon, nitrogen, phosphorous, antimony, arsenic or hydrogen to thereby reduce current flowing vertically through the lattice more than four orders of magnitude. The insulating layer/barrier layer allows for low defect
epitaxial silicon to be deposited next to the insulating layer.
[0009] Published Great Britain Patent Application 2,347,520 to Mears et al . discloses that principles of Aperiodic Photonic Band-Gap (APBG) structures may be adapted for electronic bandgap engineering. In particular, the application discloses that material parameters, for example, the location of band minima, effective mass, etc, can be tailored to yield new aperiodic materials with desirable band-structure characteristics. Other parameters, such as electrical conductivity, thermal conductivity and dielectric permittivity or magnetic permeability are disclosed as also possible to be designed into the material. [0010] Despite considerable efforts at materials engineering to increase the mobility of charge carriers in semiconductor devices, there is still a need for greater improvements. Greater mobility may increase device speed and/or reduce device power consumption. With greater mobility, device performance can also be maintained despite the continued shift to smaller device features .
Summary of the Invention
[0011] In view of the foregoing background, it is therefore an object of the present invention to provide a method for making a semiconductor device having relatively high charge carrier mobility, for example. [0012] This and other objects, features, and advantages in accordance with the present invention are provided by a method for making a semiconductor device which may include forming a superlattice comprising a plurality of stacked groups of layers. More particularly,
each group of layers of the superlattice may include a plurality of stacked base silicon monolayers defining a base silicon portion and an energy band-modifying layer thereon. The energy band-modifying layer may include at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base silicon portions. The method may further include forming a semiconductor layer adjacent the superlattice and comprising at least one first region therein including a first conductivity type dopant. At least one second region may be formed in the superlattice including a second conductivity type dopant to define, with the at least one first region, at least one semiconductor junction. Accordingly, the semiconductor device may advantageously be used in a number of applications. By way of example, such applications may include diodes, field-effect or bipolar transistors, optical devices, etc.
[0013] The at least one first region and the at least one second region may be in direct contact with one another, or they may be spaced from one another. Moreover, the at least one first region and the at least one second region may be arranged in a vertical direction so that the at least one semiconductor junction extends in a lateral direction. Alternately, the at least one first region and the at least one second region may be arranged in a lateral direction so that the at least one semiconductor junction extends in a vertical direction. [0014] Each energy band-modifying layer may include a non-semiconductor such as oxygen, nitrogen, fluorine, and carbon-oxygen, for example. Moreover, each energy band- modifying layer may be a single monolayer thick, and each base silicon portion may be less than eight monolayers
thick. Forming the superlattice may further include forming a base semiconductor cap layer on an uppermost group of layers. Moreover, all of the base silicon portions may be a same number of monolayers thick, or at least some of the base silicon portions may be a different number of monolayers thick.
Brief Description of the Drawings
[0015] FIGS. 1-4 are schematic cross-sectional views of different embodiments of semiconductor device portions in accordance with the present invention. [0016] FIG. 5 is a greatly enlarged schematic cross- sectional view of the superlattice as shown in FIG. 1. [0017] FIG. 6 is a perspective schematic atomic diagram of a portion of the superlattice shown in FIG. 1. [0018] FIG. 7 is a greatly enlarged schematic cross- sectional view of another embodiment of a superlattice that may be used in the device of FIG. 1. [0019] FIG. 8A is a graph of the calculated band structure from the gamma point (G) for both bulk silicon as in the prior art, and for the 4/1 Si/O superlattice as shown in FIGS. 1, 5, and 6.
[0020] FIG. 8B is a graph of the calculated band structure from the Z point for both bulk silicon as in the prior art, and for the 4/1 Si/0 superlattice as shown in FIGS. 1, 5, and 6.
[0021] FIG. 8C is a graph of the calculated band structure from both the gamma and Z points for both bulk silicon as in the prior art, and for the 5/1/3/1 Si/O superlattice as shown in FIG. 7.
Detailed Description, of the Preferred Embodiments .0022] The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout, and prime and multiple prime notation are used to indicate similar elements in alternate embodiments.
[0023] The present invention relates to controlling the properties of semiconductor materials at the atomic or molecular level to achieve improved performance within semiconductor devices. Further, the invention relates to the identification, creation, and use of improved materials for use in the conduction paths of semiconductor devices.
[0024] Applicants theorize, without wishing to be bound thereto, that certain superlattices as described herein reduce the effective mass of charge carriers and that this thereby leads to higher charge carrier mobility. Effective mass is described with various definitions in the literature. As a measure of the improvement in effective mass Applicants use a
"conductivity reciprocal effective mass tensor", MJ! and M^1 for electrons and holes respectively, defined as:
for electrons and:
for holes, where f is the Fermi-Dirac distribution, EF is the Fermi energy, T is the temperature, E(k,n) is the energy of an electron in the state corresponding to wave vector k and the nth energy band, the indices i and j refer to Cartesian coordinates x, y and z, the integrals are taken over the Brillouin zone (B.Z.), and the summations are taken over bands with energies above and below the Fermi energy for electrons and holes respectively .
[0025] Applicants' definition of the conductivity reciprocal effective mass tensor is such that a tensorial component of the conductivity of the material is greater for greater values of the corresponding component of the conductivity reciprocal effective mass tensor. Again Applicants theorize without wishing to be bound thereto that the superlattices described herein set the values of the conductivity reciprocal effective mass tensor so as to enhance the conductive properties of the material, such as typically for a preferred direction of charge carrier transport . The inverse of the appropriate tensor element is referred to as the conductivity effective mass. In other words, to characterize semiconductor material structures, the conductivity effective mass for
electrons/holes as described above and calculated in the direction of intended carrier transport is used to distinguish improved materials.
[0026] Using the above-described measures, one can select materials having improved band structures for specific purposes. Referring to FIG. 1, one such example would be a semiconductor device 20 including a superlattice 25 with a pair of oppositely-doped regions 21, 22 therein defining a semiconductor junction 23. In the illustrated example, the first region 21 has a P-type conductivity and the second region 22 has an N-type conductivity to thereby form a P/N junction 23. The P/N junction structure of the semiconductor device 20 allows it to advantageously be used in numerous applications. By way of example, such applications may include diodes, field-effect or bipolar transistors, optical devices, etc., as will be appreciated by those skilled in the art. [0027] In the illustrated example, the first and second regions 21, 22 are in direct contact with one another. The first and second regions 21, 23 are also arranged in a lateral direction (i.e., side-by-side) so that the semiconductor junction 23 extends in a generally vertical direction. In other configurations, the first and second regions 21, 22 may also be arranged in a vertical direction so that the semiconductor junction 23' extends in a generally lateral direction, as shown in FIG. 2.
[0028] In still another configuration described now with reference to FIG. 3, the semiconductor device 20'' may also include a semiconductor layer 24'' adjacent the superlattice. In the illustrated example, the semiconductor layer 24'' is vertically above the
superlattice 25'', but in other embodiments it may be below the superlattice or laterally adjacent the superlattice, as will be appreciated by those skilled in the art. Here, the P-type dopant encompasses the entire superlattice 25'', and the N-type dopant encompasses the entire semiconductor layer 24'', although the dopants may occupy smaller portions in other embodiments. [0029] In yet another configuration, the first and second regions 21, 22 may be spaced from one another. Referring more particularly to FIG. 4, the semiconductor device 20' '' has a P-i-N structure with an intrinsic semiconductor layer 26''' between the semiconductor layer 24''', which has an N-type dopant, and the superlattice 25''', which has a P-type dopant. Of course, an intrinsic region may also be used where the N and P regions are both in the superlattice 25, such as between the first and second regions 21, 22 and 21', 22' of the devices 20, 20', respectively.
[0030] It should be noted that multiple pairs of oppositely-doped regions 21, 22 may be used in some embodiments to provide multiple semiconductor (i.e., PN) junctions. Furthermore, more than one of the first or second regions 21, 22 may be used with the oppositely doped region used to provide PNP or NPN structures, as will be appreciated by those skilled in the art. It will also be appreciated that the first and second regions 21, 22 need not always be arranged in vertical or lateral directions. That is, the regions 21, 22 may be arranged in a first diagonal direction so that the semiconductor junction 23 extends in a second diagonal direction transverse to the first diagonal direction. This may be
done, for example, using angled dopant implantations, as will be understood by those of skill in the art. [0031] Referring now additionally to FIGS. 5 and 6, the materials or structures are in the form of a superlattice 25 whose structure is controlled at the atomic or molecular level and may be formed using known techniques of atomic or molecular layer deposition. The superlattice 25 includes a plurality of layer groups 45a- 45n arranged in stacked relation, as perhaps best understood with specific reference to the schematic cross-sectional view of FIG. 5. [0032] Each group of layers 45a-45n of the superlattice 25 illustratively includes a plurality of stacked base semiconductor monolayers 46 defining a respective base semiconductor portion 46a-46n and an energy band-modifying layer 50 thereon. The energy band- modifying layers 50 are indicated by stippling in FIG. 5 for clarity of illustration.
[0033] The energy band-modifying layer 50 illustratively includes one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. In other embodiments, more than one such monolayer may be possible. It should be noted that reference herein to a non-semiconductor or semiconductor monolayer means that the material used for the monolayer would be a non-semiconductor or semiconductor if formed in bulk. That is, a single monolayer of a material, such as semiconductor, may not necessarily exhibit the same properties that it would if formed in bulk or in a relatively thick layer, as will be appreciated by those skilled in the art .
[0034] Applicants theorize without wishing to be bound thereto that energy band-modifying layers 50 and adjacent base semiconductor portions 46a-46n cause the superlattice 25 to have a lower appropriate conductivity effective mass for the charge carriers in the parallel layer direction than would otherwise be present. Considered another way, this parallel direction is orthogonal to the stacking direction. The band modifying layers 50 may also cause the superlattice 25 to have a common energy band structure .
[0035] It is also theorized that the semiconductor device, such as the illustrated MOSFET 20, enjoys a higher charge carrier mobility based upon the lower conductivity effective mass than would otherwise be present. In some embodiments, and as a result of the band engineering achieved by the present invention, the superlattice 25 may further have a substantially direct energy bandgap that may be particularly advantageous for opto-electronic devices, for example, as described in further detail below.
[0036] As will be appreciated by those skilled in the art, the source/drain regions 22, 23 and gate 35 of the MOSFET 20 may be considered as regions for causing the transport of charge carriers through the superlattice in a parallel direction relative to the layers of the stacked groups 45a-45n. Other such regions are also contemplated by the present invention. [0037] The superlattice 25 also illustratively includes a cap layer 52 on an upper layer group 45n. The cap layer 52 may comprise a plurality of base semiconductor monolayers 46. The cap layer 52 may have
between 2 to 100 monolayers of the base semiconductor, and, more preferably between 10 to 50 monolayers. [0038] Each base semiconductor portion 46a-46n may comprise a base semiconductor selected from the group consisting of Group IV semiconductors, Group III-V semiconductors, and Group II -VT semiconductors. Of course, the term Group IV semiconductors also includes Group IV-IV semiconductors, as will be appreciated by those skilled in the art. More particularly, the base semiconductor may comprise at least one of silicon and germanium, for example.
[0039] Each energy band-modifying layer 50 may comprise a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon- oxygen, for example. The non-semiconductor is also desirably thermally stable through deposition of a next layer to thereby facilitate manufacturing. In other embodiments, the non-semiconductor may be another inorganic or organic element or compound that is compatible with the given semiconductor processing as will be appreciated by those skilled in the art. More particularly, the base semiconductor may comprise at least one of silicon and germanium, for example [0040] It should be noted that the term monolayer is meant to include a single atomic layer and also a single molecular layer. It is also noted that the energy band- modifying layer 50 provided by a single monolayer is also meant to include a monolayer wherein not all of the possible sites are occupied. For example, with particular reference to the atomic diagram of FIG. 6, a 4/1 repeating structure is illustrated for silicon as the base semiconductor material, and oxygen as the energy
band-modifying material. Only half of the possible sites for oxygen are occupied.
[0041] In other embodiments and/or with different materials this one half occupation would not necessarily be the case as will be appreciated by those skilled in the art. Indeed it can be seen even in this schematic diagram, that individual atoms of oxygen in a given monolayer are not precisely aligned along a flat plane as will also be appreciated by those of skill in the art of atomic deposition. By way of example, a preferred occupation range is from about one-eighth to one-half of the possible oxygen sites being full, although other numbers may be used in certain embodiments . [0042] Silicon and oxygen are currently widely used in conventional semiconductor processing, and, hence, manufacturers will be readily able to use these materials as described herein. Atomic or monolayer deposition is also now widely used. Accordingly, semiconductor devices incorporating the superlattice 25 in accordance with the invention may be readily adopted and implemented, as will be appreciated by those skilled in the art. [0043] It is theorized without Applicants wishing to be bound thereto, that for a superlattice, such as the Si/O superlattice, for example, that the number of silicon monolayers should desirably be seven or less so that the energy band of the superlattice is common or relatively uniform throughout to achieve the desired advantages. The 4/1 repeating structure shown in FIGS. 5 and 6, for Si/0 has been modeled to indicate an enhanced mobility for electrons and holes in the X direction. For example, the calculated conductivity effective mass for electrons (isotropic for bulk silicon) is 0.26 and for
the 4/1 SiO superlattice in the X direction it is 0.12 resulting in a ratio of 0.46. Similarly, the calculation for holes yields values of 0.36 for bulk silicon and 0.16 for the 4/1 Si/0 superlattice resulting in a ratio of 0.44.
[00443 While such a directionally preferential feature may be desired in certain semiconductor devices, other devices may benefit from a more uniform increase in mobility in any direction parallel to the groups of layers. It may also be beneficial to have an increased mobility for both electrons or holes, or just one of these types of charge carriers as will be appreciated by those skilled in the art.
[0045] The lower conductivity effective mass for the 4/1 Si/O embodiment of the superlattice 25 may be less than two-thirds the conductivity effective mass than would otherwise occur, and this applies for both electrons and holes. Of course, the superlattice 25 may further comprise at least one type of conductivity dopant therein as will also be appreciated by those skilled in the art .
[0046] Indeed, referring now additionally to FIG. 7, another embodiment of a superlattice 25' in accordance with the invention having different properties is now described. In this embodiment, a repeating pattern of 3/1/5/l is illustrated. More particularly, the lowest base semiconductor portion 46a' has three monolayers, and the second lowest base semiconductor portion 46b' has five monolayers. This pattern repeats throughout the superlattice 25' The energy band-modifying layers 50' may each include a single monolayer. For such a superlattice 25' including Si/0, the enhancement of charge carrier
mobility is independent of orientation in the plane of the layers. Those other elements of FIG. 7 not specifically mentioned are similar to those discussed above with reference to FIG. 5 and need no further discussion herein.
[0047] In some device embodiments, all of the base semiconductor portions of a superlattice may be a same number of monolayers thick. In other embodiments, at least some of the base semiconductor portions may be a different number of monolayers thick. In still other embodiments, all of the base semiconductor portions may be a different number of monolayers thick. [0048] In FIGS. 8A-8C band structures calculated using Density Functional Theory (DFT) are presented. It is well known in the art that DFT underestimates the absolute value of the bandgap. Hence all bands above the gap may be shifted by an appropriate "scissors correction." However the shape of the band is known to be much more reliable. The vertical energy axes should be interpreted in this light.
[0049] FIG. 8A shows the calculated band structure from the gamma point (G) for both bulk silicon (represented by continuous lines) and for the 4/1 Si/0 superlattice 25 as shown in FIGS. 5-6 (represented by dotted lines) . The directions refer to the unit cell of the 4/1 Si/O structure and not to the conventional unit cell of Si, although the (001) direction in the figure does correspond to the (001) direction of the conventional unit cell of Si, and, hence, shows the expected location of the Si conduction band minimum. The (100) and (010) directions in the figure correspond to the (110) and (-110) directions of the conventional Si
unit cell. Those skilled in the art will appreciate that the bands of Si on the figure are folded to represent them on the appropriate reciprocal lattice directions for the 4/1 Si/0 structure.
[0050] It can be seen that the conduction band minimum for the 4/1 Si/0 structure is located at the gamma point in contrast to bulk silicon (Si) , whereas the valence band minimum occurs at the edge of the Brillouin zone in the (001) direction which we refer to as the Z point. One may also note the greater curvature of the conduction band minimum for the 4/1 Si/0 structure compared to the curvature of the conduction band minimum for Si owing to the band splitting due to the perturbation introduced by the additional oxygen layer.
[0051] FIG. 8B shows the calculated band structure from the Z point for both bulk silicon (continuous lines) and for the 4/1 Si/0 superlattice 25 (dotted lines) . This figure illustrates the enhanced curvature of the valence band in the (100) direction.
[0052] FIG. 8C shows the calculated band structure from both the gamma and Z point for both bulk silicon (continuous lines) and for the 5/1/3/1 Si/0 structure of the superlattice 25' of FIG. 7 (dotted lines) . Due to the symmetry of the 5/1/3/1 Si/0 structure, the calculated band structures in the (100) and (010) directions are equivalent. Thus the conductivity effective mass and mobility are expected to be isotropic in the plane parallel to the layers, i.e. perpendicular to the (001) stacking direction. Note that in the 5/1/3/1 Si/0 example the conduction band minimum and the valence band maximum are both at or close to the Z point .
[0053] Although increased curvature is an indication of reduced effective mass, the appropriate comparison and discrimination may be made via the conductivity reciprocal effective mass tensor calculation. This leads Applicants to further theorize that the 5/1/3/1 superlattice 25' should be substantially direct bandgap. As will be understood by those skilled in the art, the appropriate matrix element for optical transition is another indicator of the distinction between direct and indirect bandgap behavior .
[0054] A method aspect of the invention is for making a semiconductor device 20 and may include forming a superlattice 25 comprising a plurality of stacked groups of layers 45. Each group of layers 45 of the superlattice 25 may include a plurality of stacked base silicon monolayers 46 defining a base silicon portion 46a and an energy band-modifying layer 50 thereon. The energy band- modifying layer 50 may include at least one non- semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions 46. The method may further include forming at least one pair of oppositely-doped regions 21, 22 in the superlattice 25 defining at least one semiconductor junction 23. [0055] Another related method aspect of the invention may include forming a semiconductor layer 24'' adjacent the superlattice 25'' and comprising at least one first region therein including a first conductivity type dopant (N-type in the example illustrated in FIG. 3) . At least one second region may be formed in the superlattice including a second conductivity type dopant (P-type in the illustrated example) to define, with the at least one first region, at least one semiconductor junction.
[0056] Additional features of the invention may be found in co-pending applications entitled SEMICONDUCTOR DEVICE INCLUDING A SUPERLATTICE WITH REGIONS DEFINING A SEMICONDUCTOR JUNCTION, attorney docket number 62682; METHOD FOR MAKING A SEMICONDUCTOR DEVICE INCLUDING A SUPERLATTICE WITH REGIONS DEFINING A SEMICONDUCTOR JUNCTION, attorney docket number 62683; and SEMICONDUCTOR DEVICE INCLUDING A SUPERLATTICE AND ADJACENT SEMICONDUCTOR LAYER WITH DOPED REGIONS DEFINING A SEMICONDUCTOR JUNCTION, attorney docket number 62693, the entire disclosures of which are hereby incorporated herein by reference.
[0057] Many modifications and other embodiments of the invention will come to the mind of one skilled in the art having the benefit of the teachings presented in the foregoing descriptions and the associated drawings. Therefore, it is understood that the invention is not to be limited to the specific embodiments disclosed, and that modifications and embodiments are intended to be included within the scope of the appended claims.
Claims
1. A method for making a semiconductor device comprising: forming a superlattice comprising a plurality of stacked groups of layers; each group of layers of the superlattice comprising a plurality of stacked base silicon monolayers defining a base silicon portion and an energy band- modifying layer thereon; the energy band-modifying layer comprising at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base silicon portions; forming a semiconductor layer adjacent the superlattice and comprising at least one first region therein including a first conductivity type dopant; and forming at least one second region in the superlattice including a second conductivity type dopant to define, with the at least one first region, at least one semiconductor junction.
2. The method of Claim 1 wherein the at least one first region and the at least one second region are in direct contact with one another.
3. The method of Claim 1 wherein the at least one first region and the at least one second region are spaced from one another.
4. The method of Claim 1 wherein the at least one first region and the at least one second region are arranged in a vertical direction so that the at least one semiconductor junction extends in a lateral direction.
5. The method of Claim 1 wherein the at least one first region and the at least one second region are arranged in a lateral direction so that the at least one semiconductor junction extends in a vertical direction.
6. The method of Claim 1 wherein each energy band-modifying layer comprises oxygen.
7. The method of Claim 1 wherein each energy band-modifying layer comprises a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen.
8. The method of Claim 1 wherein each energy band-modifying layer is a single monolayer thick.
9. The method of Claim 1 wherein each base silicon portion is less than eight monolayers thick.
10. The method of Claim 1 wherein forming the superlattice further comprises forming a base semiconductor cap layer on an uppermost group of layers.
11. The method of Claim 1 wherein all of the base silicon portions are a same number of monolayers thick.
12. The method of Claim 1 wherein at least some of the base silicon portions are a different number of monolayers thick.
13. A method for making a semiconductor device comprising: forming a superlattice comprising a plurality of stacked groups of layers; each group of layers of the superlattice comprising a plurality of stacked base silicon monolayers defining a base silicon portion and an energy band- modifying layer thereon; the energy band-modifying layer comprising at least one oxygen monolayer constrained within a crystal lattice of adjacent base silicon portions; forming a semiconductor layer adjacent the superlattice and comprising at least one first region therein including a first conductivity type dopant; and forming at least one second region in the superlattice including a second conductivity type dopant to define, with the at least one first region, at least one semiconductor junction, the at least one first region and the at least one second region being in direct contact with one another.
14. The method of Claim 13 wherein the at least one first region and the at least one second region are arranged in a vertical direction so that the at least one semiconductor junction extends in a lateral direction.
15. The method of Claim 13 wherein the at least one first region and the at least one second region are arranged in a lateral direction so that the at least one semiconductor junction extends in a vertical direction.
16. The method of Claim 13 wherein each energy band-modifying layer is a single monolayer thick.
17. The method of Claim 13 wherein each base silicon portion is less than eight monolayers thick.
18. The method of Claim 13 wherein forming the superlattice further comprises forming a base semiconductor cap layer on an uppermost group of layers .
19. The method of Claim 13 wherein all of the base silicon portions are a same number of monolayers thick.
20. The method of Claim 13 wherein at least some of the base silicon portions are a different number of monolayers thick.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/096,828 | 2005-04-01 | ||
US11/096,828 US7045377B2 (en) | 2003-06-26 | 2005-04-01 | Method for making a semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006107705A1 true WO2006107705A1 (en) | 2006-10-12 |
Family
ID=36642563
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/011665 WO2006107705A1 (en) | 2005-04-01 | 2006-03-30 | Method for making a semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction |
Country Status (3)
Country | Link |
---|---|
US (1) | US7045377B2 (en) |
TW (1) | TWI297530B (en) |
WO (1) | WO2006107705A1 (en) |
Families Citing this family (66)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106104805B (en) | 2013-11-22 | 2020-06-16 | 阿托梅拉公司 | Vertical semiconductor device including a superlattice punch-through stop layer stack and related methods |
WO2015077580A1 (en) | 2013-11-22 | 2015-05-28 | Mears Technologies, Inc. | Semiconductor devices including superlattice depletion layer stack and related methods |
WO2015191561A1 (en) | 2014-06-09 | 2015-12-17 | Mears Technologies, Inc. | Semiconductor devices with enhanced deterministic doping and related methods |
US9722046B2 (en) | 2014-11-25 | 2017-08-01 | Atomera Incorporated | Semiconductor device including a superlattice and replacement metal gate structure and related methods |
WO2016187042A1 (en) | 2015-05-15 | 2016-11-24 | Atomera Incorporated | Semiconductor devices with superlattice layers providing halo implant peak confinement and related methods |
US9721790B2 (en) | 2015-06-02 | 2017-08-01 | Atomera Incorporated | Method for making enhanced semiconductor structures in single wafer processing chamber with desired uniformity control |
US9558939B1 (en) | 2016-01-15 | 2017-01-31 | Atomera Incorporated | Methods for making a semiconductor device including atomic layer structures using N2O as an oxygen source |
US10109342B2 (en) | 2016-05-11 | 2018-10-23 | Atomera Incorporated | Dram architecture to reduce row activation circuitry power and peripheral leakage and related methods |
US10249745B2 (en) | 2016-08-08 | 2019-04-02 | Atomera Incorporated | Method for making a semiconductor device including a resonant tunneling diode structure having a superlattice |
US10191105B2 (en) | 2016-08-17 | 2019-01-29 | Atomera Incorporated | Method for making a semiconductor device including threshold voltage measurement circuitry |
EP3635789B1 (en) | 2017-05-16 | 2022-08-10 | Atomera Incorporated | Semiconductor device and method including a superlattice as a gettering layer |
US10056477B1 (en) * | 2017-05-24 | 2018-08-21 | Palo Alto Research Center Incorporated | Nitride heterojunction bipolar transistor with polarization-assisted alloy hole-doped short-period superlattice emitter or collector layers |
CN110998843B (en) | 2017-06-13 | 2023-11-03 | 阿托梅拉公司 | Semiconductor device having channel array transistor (RCAT) with superlattice-containing recess and related methods |
US10109479B1 (en) | 2017-07-31 | 2018-10-23 | Atomera Incorporated | Method of making a semiconductor device with a buried insulating layer formed by annealing a superlattice |
US10741436B2 (en) | 2017-08-18 | 2020-08-11 | Atomera Incorporated | Method for making a semiconductor device including non-monocrystalline stringer adjacent a superlattice-sti interface |
US10396223B2 (en) | 2017-12-15 | 2019-08-27 | Atomera Incorporated | Method for making CMOS image sensor with buried superlattice layer to reduce crosstalk |
US10608043B2 (en) | 2017-12-15 | 2020-03-31 | Atomera Incorporation | Method for making CMOS image sensor including stacked semiconductor chips and readout circuitry including a superlattice |
US10529768B2 (en) | 2017-12-15 | 2020-01-07 | Atomera Incorporated | Method for making CMOS image sensor including pixels with read circuitry having a superlattice |
US10367028B2 (en) | 2017-12-15 | 2019-07-30 | Atomera Incorporated | CMOS image sensor including stacked semiconductor chips and image processing circuitry including a superlattice |
US10355151B2 (en) | 2017-12-15 | 2019-07-16 | Atomera Incorporated | CMOS image sensor including photodiodes with overlying superlattices to reduce crosstalk |
US10361243B2 (en) | 2017-12-15 | 2019-07-23 | Atomera Incorporated | Method for making CMOS image sensor including superlattice to enhance infrared light absorption |
US10615209B2 (en) | 2017-12-15 | 2020-04-07 | Atomera Incorporated | CMOS image sensor including stacked semiconductor chips and readout circuitry including a superlattice |
US10608027B2 (en) | 2017-12-15 | 2020-03-31 | Atomera Incorporated | Method for making CMOS image sensor including stacked semiconductor chips and image processing circuitry including a superlattice |
US10276625B1 (en) | 2017-12-15 | 2019-04-30 | Atomera Incorporated | CMOS image sensor including superlattice to enhance infrared light absorption |
US10461118B2 (en) | 2017-12-15 | 2019-10-29 | Atomera Incorporated | Method for making CMOS image sensor including photodiodes with overlying superlattices to reduce crosstalk |
US10304881B1 (en) | 2017-12-15 | 2019-05-28 | Atomera Incorporated | CMOS image sensor with buried superlattice layer to reduce crosstalk |
US10529757B2 (en) | 2017-12-15 | 2020-01-07 | Atomera Incorporated | CMOS image sensor including pixels with read circuitry having a superlattice |
WO2019173668A1 (en) | 2018-03-08 | 2019-09-12 | Atomera Incorporated | Semiconductor device including enhanced contact structures having a superlattice and related methods |
US10468245B2 (en) | 2018-03-09 | 2019-11-05 | Atomera Incorporated | Semiconductor device including compound semiconductor materials and an impurity and point defect blocking superlattice |
US10727049B2 (en) | 2018-03-09 | 2020-07-28 | Atomera Incorporated | Method for making a semiconductor device including compound semiconductor materials and an impurity and point defect blocking superlattice |
EP3776073A1 (en) | 2018-04-12 | 2021-02-17 | Atomera Incorporated | Semiconductor device and method including vertically integrated optical and electronic devices and comprising a superlattice |
WO2019199926A1 (en) | 2018-04-12 | 2019-10-17 | Atomera Incorporated | Device and method for making an inverted t channel field effect transistor (itfet) including a superlattice |
US10566191B1 (en) | 2018-08-30 | 2020-02-18 | Atomera Incorporated | Semiconductor device including superlattice structures with reduced defect densities |
US10811498B2 (en) | 2018-08-30 | 2020-10-20 | Atomera Incorporated | Method for making superlattice structures with reduced defect densities |
US10818755B2 (en) | 2018-11-16 | 2020-10-27 | Atomera Incorporated | Method for making semiconductor device including source/drain dopant diffusion blocking superlattices to reduce contact resistance |
US10847618B2 (en) | 2018-11-16 | 2020-11-24 | Atomera Incorporated | Semiconductor device including body contact dopant diffusion blocking superlattice having reduced contact resistance |
US10854717B2 (en) | 2018-11-16 | 2020-12-01 | Atomera Incorporated | Method for making a FINFET including source and drain dopant diffusion blocking superlattices to reduce contact resistance |
US10840336B2 (en) | 2018-11-16 | 2020-11-17 | Atomera Incorporated | Semiconductor device with metal-semiconductor contacts including oxygen insertion layer to constrain dopants and related methods |
US10840335B2 (en) | 2018-11-16 | 2020-11-17 | Atomera Incorporated | Method for making semiconductor device including body contact dopant diffusion blocking superlattice to reduce contact resistance |
US10593761B1 (en) | 2018-11-16 | 2020-03-17 | Atomera Incorporated | Method for making a semiconductor device having reduced contact resistance |
US10580866B1 (en) | 2018-11-16 | 2020-03-03 | Atomera Incorporated | Semiconductor device including source/drain dopant diffusion blocking superlattices to reduce contact resistance |
US10840337B2 (en) | 2018-11-16 | 2020-11-17 | Atomera Incorporated | Method for making a FINFET having reduced contact resistance |
US10580867B1 (en) | 2018-11-16 | 2020-03-03 | Atomera Incorporated | FINFET including source and drain regions with dopant diffusion blocking superlattice layers to reduce contact resistance |
US11094818B2 (en) | 2019-04-23 | 2021-08-17 | Atomera Incorporated | Method for making a semiconductor device including a superlattice and an asymmetric channel and related methods |
US10825902B1 (en) | 2019-07-17 | 2020-11-03 | Atomera Incorporated | Varactor with hyper-abrupt junction region including spaced-apart superlattices |
US10868120B1 (en) | 2019-07-17 | 2020-12-15 | Atomera Incorporated | Method for making a varactor with hyper-abrupt junction region including a superlattice |
US10937888B2 (en) | 2019-07-17 | 2021-03-02 | Atomera Incorporated | Method for making a varactor with a hyper-abrupt junction region including spaced-apart superlattices |
US11183565B2 (en) | 2019-07-17 | 2021-11-23 | Atomera Incorporated | Semiconductor devices including hyper-abrupt junction region including spaced-apart superlattices and related methods |
US10879357B1 (en) | 2019-07-17 | 2020-12-29 | Atomera Incorporated | Method for making a semiconductor device having a hyper-abrupt junction region including a superlattice |
US10825901B1 (en) | 2019-07-17 | 2020-11-03 | Atomera Incorporated | Semiconductor devices including hyper-abrupt junction region including a superlattice |
US10937868B2 (en) | 2019-07-17 | 2021-03-02 | Atomera Incorporated | Method for making semiconductor devices with hyper-abrupt junction region including spaced-apart superlattices |
US10840388B1 (en) | 2019-07-17 | 2020-11-17 | Atomera Incorporated | Varactor with hyper-abrupt junction region including a superlattice |
US11437486B2 (en) | 2020-01-14 | 2022-09-06 | Atomera Incorporated | Methods for making bipolar junction transistors including emitter-base and base-collector superlattices |
US11177351B2 (en) | 2020-02-26 | 2021-11-16 | Atomera Incorporated | Semiconductor device including a superlattice with different non-semiconductor material monolayers |
US11302823B2 (en) | 2020-02-26 | 2022-04-12 | Atomera Incorporated | Method for making semiconductor device including a superlattice with different non-semiconductor material monolayers |
US11075078B1 (en) | 2020-03-06 | 2021-07-27 | Atomera Incorporated | Method for making a semiconductor device including a superlattice within a recessed etch |
US11469302B2 (en) | 2020-06-11 | 2022-10-11 | Atomera Incorporated | Semiconductor device including a superlattice and providing reduced gate leakage |
US11569368B2 (en) | 2020-06-11 | 2023-01-31 | Atomera Incorporated | Method for making semiconductor device including a superlattice and providing reduced gate leakage |
US11837634B2 (en) | 2020-07-02 | 2023-12-05 | Atomera Incorporated | Semiconductor device including superlattice with oxygen and carbon monolayers |
WO2022187462A1 (en) | 2021-03-03 | 2022-09-09 | Atomera Incorporated | Radio frequency (rf) semiconductor devices including a ground plane layer having a superlattice and associated methods |
US11923418B2 (en) | 2021-04-21 | 2024-03-05 | Atomera Incorporated | Semiconductor device including a superlattice and enriched silicon 28 epitaxial layer |
US11810784B2 (en) | 2021-04-21 | 2023-11-07 | Atomera Incorporated | Method for making semiconductor device including a superlattice and enriched silicon 28 epitaxial layer |
US11728385B2 (en) | 2021-05-26 | 2023-08-15 | Atomera Incorporated | Semiconductor device including superlattice with O18 enriched monolayers |
US11682712B2 (en) | 2021-05-26 | 2023-06-20 | Atomera Incorporated | Method for making semiconductor device including superlattice with O18 enriched monolayers |
US11721546B2 (en) | 2021-10-28 | 2023-08-08 | Atomera Incorporated | Method for making semiconductor device with selective etching of superlattice to accumulate non-semiconductor atoms |
US11631584B1 (en) | 2021-10-28 | 2023-04-18 | Atomera Incorporated | Method for making semiconductor device with selective etching of superlattice to define etch stop layer |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0358322A2 (en) * | 1988-09-06 | 1990-03-14 | General Motors Corporation | Magnetic field sensors |
EP0996168A2 (en) * | 1998-10-23 | 2000-04-26 | Canare Electric Co., Ltd. | Field-effect transistor having a multiple quantum barrier structure |
US20040079963A1 (en) * | 2002-10-25 | 2004-04-29 | The University Of Connecticut | Optoelectronic circuit employing a heterojunction thyristor device that performs high speed sampling |
WO2005013371A2 (en) * | 2003-06-26 | 2005-02-10 | Rj Mears, Llc | Semiconductor device including band-engineered superlattice |
Family Cites Families (85)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US505887A (en) * | 1893-10-03 | Drawing-rolls | ||
US4485128A (en) | 1981-11-20 | 1984-11-27 | Chronar Corporation | Bandgap control in amorphous semiconductors |
JPH0656887B2 (en) | 1982-02-03 | 1994-07-27 | 株式会社日立製作所 | Semiconductor device and manufacturing method thereof |
US4594603A (en) | 1982-04-22 | 1986-06-10 | Board Of Trustees Of The University Of Illinois | Semiconductor device with disordered active region |
JPS6127681A (en) | 1984-07-17 | 1986-02-07 | Res Dev Corp Of Japan | Field effect transistor having channel part of superlattice construction |
US4882609A (en) | 1984-11-19 | 1989-11-21 | Max-Planck Gesellschaft Zur Forderung Der Wissenschafter E.V. | Semiconductor devices with at least one monoatomic layer of doping atoms |
JPS61145820A (en) | 1984-12-20 | 1986-07-03 | Seiko Epson Corp | Semiconductor thin film material |
JPS61210679A (en) | 1985-03-15 | 1986-09-18 | Sony Corp | Semiconductor device |
JPS61220339A (en) | 1985-03-26 | 1986-09-30 | Nippon Telegr & Teleph Corp <Ntt> | Control of characteristics of semiconductor material |
JPS62219665A (en) | 1986-03-20 | 1987-09-26 | Fujitsu Ltd | Superlattice thin-film transistor |
US4908678A (en) | 1986-10-08 | 1990-03-13 | Semiconductor Energy Laboratory Co., Ltd. | FET with a super lattice channel |
US5081513A (en) | 1991-02-28 | 1992-01-14 | Xerox Corporation | Electronic device with recovery layer proximate to active layer |
US5216262A (en) | 1992-03-02 | 1993-06-01 | Raphael Tsu | Quantum well structures useful for semiconductor devices |
JPH0643482A (en) | 1992-07-24 | 1994-02-18 | Matsushita Electric Ind Co Ltd | Space optical modulating element and its production |
US6002798A (en) * | 1993-01-19 | 1999-12-14 | Canon Kabushiki Kaisha | Method and apparatus for creating, indexing and viewing abstracted documents |
US5357119A (en) | 1993-02-19 | 1994-10-18 | Board Of Regents Of The University Of California | Field effect devices having short period superlattice structures using Si and Ge |
US5606177A (en) | 1993-10-29 | 1997-02-25 | Texas Instruments Incorporated | Silicon oxide resonant tunneling diode structure |
US6339767B1 (en) * | 1997-06-02 | 2002-01-15 | Aurigin Systems, Inc. | Using hyperbolic trees to visualize data generated by patent-centric and group-oriented data processing |
US6947571B1 (en) * | 1999-05-19 | 2005-09-20 | Digimarc Corporation | Cell phones with optical capabilities, and related applications |
US5466949A (en) * | 1994-08-04 | 1995-11-14 | Texas Instruments Incorporated | Silicon oxide germanium resonant tunneling |
US5627386A (en) | 1994-08-11 | 1997-05-06 | The United States Of America As Represented By The Secretary Of The Army | Silicon nanostructure light-emitting diode |
US5625711A (en) * | 1994-08-31 | 1997-04-29 | Adobe Systems Incorporated | Method and apparatus for producing a hybrid data structure for displaying a raster image |
US5561302A (en) | 1994-09-26 | 1996-10-01 | Motorola, Inc. | Enhanced mobility MOSFET device and method |
US5577061A (en) | 1994-12-16 | 1996-11-19 | Hughes Aircraft Company | Superlattice cladding layers for mid-infrared lasers |
FR2734097B1 (en) | 1995-05-12 | 1997-06-06 | Thomson Csf | SEMICONDUCTOR LASER |
US6326650B1 (en) | 1995-08-03 | 2001-12-04 | Jeremy Allam | Method of forming a semiconductor structure |
US5781723A (en) * | 1996-06-03 | 1998-07-14 | Microsoft Corporation | System and method for self-identifying a portable information device to a computing unit |
US6344271B1 (en) | 1998-11-06 | 2002-02-05 | Nanoenergy Corporation | Materials and products using nanostructured non-stoichiometric substances |
US6618504B1 (en) * | 1996-11-15 | 2003-09-09 | Toho Business Management Center | Business management system |
JPH10173177A (en) * | 1996-12-10 | 1998-06-26 | Mitsubishi Electric Corp | Manufacture of mis transistor |
US6058127A (en) | 1996-12-13 | 2000-05-02 | Massachusetts Institute Of Technology | Tunable microcavity and method of using nonlinear materials in a photonic crystal |
US6157935A (en) * | 1996-12-17 | 2000-12-05 | Tran; Bao Q. | Remote data access and management system |
US5994164A (en) | 1997-03-18 | 1999-11-30 | The Penn State Research Foundation | Nanostructure tailoring of material properties using controlled crystallization |
US6255150B1 (en) | 1997-10-23 | 2001-07-03 | Texas Instruments Incorporated | Use of crystalline SiOx barriers for Si-based resonant tunneling diodes |
US6376337B1 (en) | 1997-11-10 | 2002-04-23 | Nanodynamics, Inc. | Epitaxial SiOx barrier/insulation layer |
JP3443343B2 (en) | 1997-12-03 | 2003-09-02 | 松下電器産業株式会社 | Semiconductor device |
JP3547037B2 (en) | 1997-12-04 | 2004-07-28 | 株式会社リコー | Semiconductor laminated structure and semiconductor light emitting device |
US6608327B1 (en) | 1998-02-27 | 2003-08-19 | North Carolina State University | Gallium nitride semiconductor structure including laterally offset patterned layers |
US6269188B1 (en) * | 1998-03-12 | 2001-07-31 | Canon Kabushiki Kaisha | Word grouping accuracy value generation |
JP3854731B2 (en) | 1998-03-30 | 2006-12-06 | シャープ株式会社 | Microstructure manufacturing method |
US6888175B1 (en) | 1998-05-29 | 2005-05-03 | Massachusetts Institute Of Technology | Compound semiconductor structure with lattice and polarity matched heteroepitaxial layers |
US6638314B1 (en) * | 1998-06-26 | 2003-10-28 | Microsoft Corporation | Method of web crawling utilizing crawl numbers |
RU2142665C1 (en) | 1998-08-10 | 1999-12-10 | Швейкин Василий Иванович | Injection laser |
US6586835B1 (en) | 1998-08-31 | 2003-07-01 | Micron Technology, Inc. | Compact system module with built-in thermoelectric cooling |
DE60042666D1 (en) | 1999-01-14 | 2009-09-17 | Panasonic Corp | Semiconductor component and method for its production |
US6381602B1 (en) * | 1999-01-26 | 2002-04-30 | Microsoft Corporation | Enforcing access control on resources at a location other than the source location |
DE60043536D1 (en) | 1999-03-04 | 2010-01-28 | Nichia Corp | NITRIDHALBLEITERLASERELEMENT |
GB9905196D0 (en) | 1999-03-05 | 1999-04-28 | Fujitsu Telecommunications Eur | Aperiodic gratings |
US6350993B1 (en) | 1999-03-12 | 2002-02-26 | International Business Machines Corporation | High speed composite p-channel Si/SiGe heterostructure for field effect devices |
US6453237B1 (en) * | 1999-04-23 | 2002-09-17 | Global Locate, Inc. | Method and apparatus for locating and providing services to mobile devices |
WO2000070525A1 (en) * | 1999-05-12 | 2000-11-23 | Silicon Stemcell, Llc. | Printed medium activated interactive communication |
US6886104B1 (en) * | 1999-06-25 | 2005-04-26 | Cross Match Technologies | Rechargeable mobile hand-held fingerprint scanner with a data and power communication interface |
US6281532B1 (en) | 1999-06-28 | 2001-08-28 | Intel Corporation | Technique to obtain increased channel mobilities in NMOS transistors by gate electrode engineering |
US6570898B2 (en) | 1999-09-29 | 2003-05-27 | Xerox Corporation | Structure and method for index-guided buried heterostructure AlGalnN laser diodes |
US6501092B1 (en) | 1999-10-25 | 2002-12-31 | Intel Corporation | Integrated semiconductor superlattice optical modulator |
US6589290B1 (en) * | 1999-10-29 | 2003-07-08 | America Online, Inc. | Method and apparatus for populating a form with data |
US6571235B1 (en) * | 1999-11-23 | 2003-05-27 | Accenture Llp | System for providing an interface for accessing data in a discussion database |
RU2173003C2 (en) | 1999-11-25 | 2001-08-27 | Септре Электроникс Лимитед | Method for producing silicon nanostructure, lattice of silicon quantum conducting tunnels, and devices built around them |
WO2001060012A2 (en) * | 2000-02-11 | 2001-08-16 | Verimatrix, Inc. | Web based human services conferencing network |
US20020051262A1 (en) * | 2000-03-14 | 2002-05-02 | Nuttall Gordon R. | Image capture device with handwritten annotation |
US6938024B1 (en) * | 2000-05-04 | 2005-08-30 | Microsoft Corporation | Transmitting information given constrained resources |
DE10025264A1 (en) | 2000-05-22 | 2001-11-29 | Max Planck Gesellschaft | Field effect transistor based on embedded cluster structures and method for its production |
JP3527211B2 (en) * | 2000-08-01 | 2004-05-17 | 日立マクセル株式会社 | Electronic coupon system |
US7301199B2 (en) | 2000-08-22 | 2007-11-27 | President And Fellows Of Harvard College | Nanoscale wires and related devices |
WO2002021413A2 (en) * | 2000-09-05 | 2002-03-14 | Zaplet, Inc. | Methods and apparatus providing electronic messages that are linked and aggregated |
US7136814B1 (en) * | 2000-11-03 | 2006-11-14 | The Procter & Gamble Company | Syntax-driven, operator assisted voice recognition system and methods |
NO314059B1 (en) * | 2000-11-10 | 2003-01-20 | Imp Technology As | Procedure for structuring and searching information |
US6521549B1 (en) | 2000-11-28 | 2003-02-18 | Lsi Logic Corporation | Method of reducing silicon oxynitride gate insulator thickness in some transistors of a hybrid integrated circuit to obtain increased differential in gate insulator thickness with other transistors of the hybrid circuit |
US6690358B2 (en) * | 2000-11-30 | 2004-02-10 | Alan Edward Kaplan | Display control for hand-held devices |
US20020100942A1 (en) | 2000-12-04 | 2002-08-01 | Fitzgerald Eugene A. | CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs |
US6898592B2 (en) * | 2000-12-27 | 2005-05-24 | Microsoft Corporation | Scoping queries in a search engine |
US7043489B1 (en) * | 2001-02-23 | 2006-05-09 | Kelley Hubert C | Litigation-related document repository |
US7424618B2 (en) * | 2001-03-14 | 2008-09-09 | Paladin Electronic Services, Inc. | Biometric access control and time and attendance network including configurable system-on-chip (CSOC) processors with embedded programmable logic |
US20030009495A1 (en) * | 2001-06-29 | 2003-01-09 | Akli Adjaoute | Systems and methods for filtering electronic content |
US7133862B2 (en) * | 2001-08-13 | 2006-11-07 | Xerox Corporation | System with user directed enrichment and import/export control |
WO2003025984A2 (en) | 2001-09-21 | 2003-03-27 | Amberwave Systems Corporation | Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same |
AU2003222003A1 (en) | 2002-03-14 | 2003-09-29 | Amberwave Systems Corporation | Methods for fabricating strained layers on semiconductor substrates |
US20060069616A1 (en) * | 2004-09-30 | 2006-03-30 | David Bau | Determining advertisements using user behavior information such as past navigation information |
US6678579B2 (en) * | 2002-05-23 | 2004-01-13 | Hewlett-Packard Development Company, L.P. | Publication-dispensing apparatus |
JP4245883B2 (en) * | 2002-09-13 | 2009-04-02 | 株式会社日立製作所 | Authenticity management method and system for electronic document and print medium thereof, program, and recording medium |
US7110576B2 (en) * | 2002-12-30 | 2006-09-19 | Pitney Bowes Inc. | System and method for authenticating a mailpiece sender |
US7240843B2 (en) * | 2003-01-22 | 2007-07-10 | Lobar Code Technologies, Inc. | Universal club card and real-time coupon validation |
US7023010B2 (en) | 2003-04-21 | 2006-04-04 | Nanodynamics, Inc. | Si/C superlattice useful for semiconductor devices |
US7057607B2 (en) * | 2003-06-30 | 2006-06-06 | Motorola, Inc. | Application-independent text entry for touch-sensitive display |
US20050055433A1 (en) * | 2003-07-11 | 2005-03-10 | Boban Mathew | System and method for advanced rule creation and management within an integrated virtual workspace |
-
2005
- 2005-04-01 US US11/096,828 patent/US7045377B2/en not_active Expired - Lifetime
-
2006
- 2006-03-30 TW TW095111324A patent/TWI297530B/en active
- 2006-03-30 WO PCT/US2006/011665 patent/WO2006107705A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0358322A2 (en) * | 1988-09-06 | 1990-03-14 | General Motors Corporation | Magnetic field sensors |
EP0996168A2 (en) * | 1998-10-23 | 2000-04-26 | Canare Electric Co., Ltd. | Field-effect transistor having a multiple quantum barrier structure |
US20040079963A1 (en) * | 2002-10-25 | 2004-04-29 | The University Of Connecticut | Optoelectronic circuit employing a heterojunction thyristor device that performs high speed sampling |
WO2005013371A2 (en) * | 2003-06-26 | 2005-02-10 | Rj Mears, Llc | Semiconductor device including band-engineered superlattice |
Non-Patent Citations (1)
Title |
---|
LIU C R ET AL: "NOVEL AMORPHOUS SILICON DOPING SUPERLATTICE DEVICE WITH BIDIRECTIONAL S-SHAPED NEGATIVE DIFFERENTIAL CHARACTERISTICS", APPLIED PHYSICS LETTERS, AIP, AMERICAN INSTITUTE OF PHYSICS, MELVILLE, NY, US, vol. 63, no. 2, 12 July 1993 (1993-07-12), pages 177 - 179, XP000382527, ISSN: 0003-6951 * |
Also Published As
Publication number | Publication date |
---|---|
TWI297530B (en) | 2008-06-01 |
TW200644234A (en) | 2006-12-16 |
US7045377B2 (en) | 2006-05-16 |
US20050170591A1 (en) | 2005-08-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7227174B2 (en) | Semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction | |
US7229902B2 (en) | Method for making a semiconductor device including a superlattice with regions defining a semiconductor junction | |
US7045813B2 (en) | Semiconductor device including a superlattice with regions defining a semiconductor junction | |
US7045377B2 (en) | Method for making a semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction | |
CN106104805B (en) | Vertical semiconductor device including a superlattice punch-through stop layer stack and related methods | |
WO2015077580A1 (en) | Semiconductor devices including superlattice depletion layer stack and related methods | |
WO2007098138A2 (en) | Semiconductor device comprising a lattice matching layer and associated methods | |
EP1941548A1 (en) | Semiconductor device including a front side strained superlattice layer and a back side stress layer and associated methods | |
US20210020750A1 (en) | Method for making semiconductor devices with hyper-abrupt junction region including spaced-apart superlattices | |
US20210020759A1 (en) | Method for making a varactor with a hyper-abrupt junction region including spaced-apart superlattices | |
US20210020749A1 (en) | Semiconductor devices including hyper-abrupt junction region including spaced-apart superlattices and related methods | |
CA2612243A1 (en) | Semiconductor device having a semiconductor-on-insulator (soi) configuration and including a superlattice on a thin semiconductor layer and associated methods | |
WO2021011620A1 (en) | Semiconductor devices including hyper-abrupt junction region including a superlattice and associated methods | |
WO2021011635A1 (en) | Semiconductor devices including hyper-abrupt junction region including spaced-apart superlattices and associated methods | |
EP4000100A1 (en) | Varactor with hyper-abrupt junction region including spaced-apart superlattices and associated methods | |
WO2021011629A1 (en) | Varactor with hyper-abrupt junction region including a superlattice and associated methods |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DPE2 | Request for preliminary examination filed before expiration of 19th month from priority date (pct application filed from 20040101) | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
NENP | Non-entry into the national phase |
Ref country code: RU |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 06740058 Country of ref document: EP Kind code of ref document: A1 |