WO2006101984A3 - Internally generating patterns for testing in an integrated circuit device - Google Patents

Internally generating patterns for testing in an integrated circuit device Download PDF

Info

Publication number
WO2006101984A3
WO2006101984A3 PCT/US2006/009532 US2006009532W WO2006101984A3 WO 2006101984 A3 WO2006101984 A3 WO 2006101984A3 US 2006009532 W US2006009532 W US 2006009532W WO 2006101984 A3 WO2006101984 A3 WO 2006101984A3
Authority
WO
WIPO (PCT)
Prior art keywords
integrated circuit
circuit chip
testing
circuit device
generating patterns
Prior art date
Application number
PCT/US2006/009532
Other languages
French (fr)
Other versions
WO2006101984A2 (en
Inventor
Adrian E Ong
Original Assignee
Inapac Technology Inc
Adrian E Ong
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inapac Technology Inc, Adrian E Ong filed Critical Inapac Technology Inc
Priority to JP2008502043A priority Critical patent/JP5221335B2/en
Priority to KR1020077023925A priority patent/KR101239271B1/en
Publication of WO2006101984A2 publication Critical patent/WO2006101984A2/en
Publication of WO2006101984A3 publication Critical patent/WO2006101984A3/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/20—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits using counters or linear-feedback shift registers [LFSR]
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/31813—Test pattern generators
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/36—Data generation devices, e.g. data inverters
    • G11C2029/3602—Pattern generator
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/49105—Connecting at different heights
    • H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01021—Scandium [Sc]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01055—Cesium [Cs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

In a first integrated circuit chip (202) contained in a single package along with a second integrated circuit chip (204), a system includes circuitry on the first integrated circuit chip for receiving address signals (218) from the second integrated circuit chip during normal operation. Circuitry on the first integrated circuit chip generates address signals for use in testing the first integrated circuit chip in a test mode.
PCT/US2006/009532 2005-03-18 2006-03-16 Internally generating patterns for testing in an integrated circuit device WO2006101984A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2008502043A JP5221335B2 (en) 2005-03-18 2006-03-16 Internal generation of patterns for testing in integrated circuit devices.
KR1020077023925A KR101239271B1 (en) 2005-03-18 2006-03-16 Internally generating patterns for testing in an integrated circuit device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/083,473 2005-03-18
US11/083,473 US7313740B2 (en) 2002-07-25 2005-03-18 Internally generating patterns for testing in an integrated circuit device

Publications (2)

Publication Number Publication Date
WO2006101984A2 WO2006101984A2 (en) 2006-09-28
WO2006101984A3 true WO2006101984A3 (en) 2009-04-23

Family

ID=37024386

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/009532 WO2006101984A2 (en) 2005-03-18 2006-03-16 Internally generating patterns for testing in an integrated circuit device

Country Status (6)

Country Link
US (1) US7313740B2 (en)
JP (1) JP5221335B2 (en)
KR (1) KR101239271B1 (en)
CN (2) CN101548337A (en)
TW (1) TWI406292B (en)
WO (1) WO2006101984A2 (en)

Families Citing this family (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8166361B2 (en) * 2001-09-28 2012-04-24 Rambus Inc. Integrated circuit testing module configured for set-up and hold time testing
US7446551B1 (en) 2001-09-28 2008-11-04 Inapac Technology, Inc. Integrated circuit testing module including address generator
US7365557B1 (en) 2001-09-28 2008-04-29 Inapac Technology, Inc. Integrated circuit testing module including data generator
US7265570B2 (en) * 2001-09-28 2007-09-04 Inapac Technology, Inc. Integrated circuit testing module
US8001439B2 (en) * 2001-09-28 2011-08-16 Rambus Inc. Integrated circuit testing module including signal shaping interface
US7370256B2 (en) * 2001-09-28 2008-05-06 Inapac Technology, Inc. Integrated circuit testing module including data compression
US8286046B2 (en) 2001-09-28 2012-10-09 Rambus Inc. Integrated circuit testing module including signal shaping interface
US8063650B2 (en) 2002-11-27 2011-11-22 Rambus Inc. Testing fuse configurations in semiconductor devices
US7466160B2 (en) * 2002-11-27 2008-12-16 Inapac Technology, Inc. Shared memory bus architecture for system with processor and memory units
US7673193B1 (en) * 2005-08-18 2010-03-02 Rambus Inc. Processor-memory unit for use in system-in-package and system-in-module devices
US7555690B1 (en) 2004-12-23 2009-06-30 Xilinx, Inc. Device for and method of coupling test signals to a device under test
JP4094614B2 (en) * 2005-02-10 2008-06-04 エルピーダメモリ株式会社 Semiconductor memory device and load test method thereof
KR100724564B1 (en) * 2005-07-07 2007-06-04 삼성전자주식회사 semiconductor memory device
WO2007097053A1 (en) * 2006-02-23 2007-08-30 Matsushita Electric Industrial Co., Ltd. Semiconductor integrated circuit and method for inspecting same
US7593271B2 (en) * 2006-05-04 2009-09-22 Rambus Inc. Memory device including multiplexed inputs
US7269524B1 (en) * 2006-06-30 2007-09-11 Inapac Technology, Inc. Delay lock loop delay adjusting method and apparatus
WO2008042403A2 (en) * 2006-10-03 2008-04-10 Inapac Technologies, Inc. Memory accessing circuit system
KR100914236B1 (en) * 2007-06-28 2009-08-26 삼성전자주식회사 Semiconductor memory device having test address generating circuit and method for testing
US7554858B2 (en) 2007-08-10 2009-06-30 Micron Technology, Inc. System and method for reducing pin-count of memory devices, and memory device testers for same
US8122445B2 (en) * 2007-08-24 2012-02-21 Mediatek Inc. Processing system capable of downloading firmware code and being tested at same site during MP phase
JP5475674B2 (en) * 2008-10-14 2014-04-16 株式会社アドバンテスト Test equipment
US8140902B2 (en) * 2008-11-12 2012-03-20 International Business Machines Corporation Internally controlling and enhancing advanced test and characterization in a multiple core microprocessor
US8122312B2 (en) 2009-04-14 2012-02-21 International Business Machines Corporation Internally controlling and enhancing logic built-in self test in a multiple core microprocessor
JP2010256130A (en) * 2009-04-23 2010-11-11 Renesas Electronics Corp Semiconductor integrated circuit and method for testing the same
US8866501B2 (en) * 2010-08-30 2014-10-21 Marvell Israel (M.I.S.L) Ltd. Method and apparatus for testing integrated circuits
CN102401878A (en) * 2010-09-08 2012-04-04 凌阳科技股份有限公司 Testing system and method for mixed-mode IC (integrated circuit)
US8552765B2 (en) 2011-01-07 2013-10-08 Stmicroelectronics International N.V. Adaptive multi-stage slack borrowing for high performance error resilient computing
US9086453B2 (en) * 2011-05-17 2015-07-21 Marvell Inernational Ltd. Method and apparatus for testing integrated circuits
CN102353891B (en) * 2011-06-30 2013-06-12 电子科技大学 Digital integrated circuit fundamental tester
US8575993B2 (en) * 2011-08-17 2013-11-05 Broadcom Corporation Integrated circuit with pre-heating for reduced subthreshold leakage
US9354274B2 (en) * 2012-08-13 2016-05-31 Nanya Technology Corporation Circuit test system electric element memory control chip under different test modes
US9076558B2 (en) * 2012-11-01 2015-07-07 Nanya Technology Corporation Memory test system and memory test method
US10461799B2 (en) * 2012-11-08 2019-10-29 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated transmitter and receiver front end module, transceiver, and related method
TWI452313B (en) * 2012-11-29 2014-09-11 Univ Shu Te Fpga-based embedded inspection system for circuit board
US9304163B2 (en) * 2013-11-07 2016-04-05 Qualcomm Incorporated Methodology for testing integrated circuits
CN103700407B (en) * 2013-12-14 2016-05-25 中国航空工业集团公司第六三一研究所 A kind of production domesticization memory application verification method based on aerospace applications
KR102076858B1 (en) * 2013-12-24 2020-02-12 에스케이하이닉스 주식회사 Semiconductor device and semiconductor system using the same
CN103995169B (en) * 2014-04-25 2016-07-20 嘉兴泰鼎光电集成电路有限公司 The test circuit of inter-chip traces voltage
KR20160034698A (en) * 2014-09-22 2016-03-30 에스케이하이닉스 주식회사 Semiconductor device and semiconductor system using the same
KR102336455B1 (en) 2015-01-22 2021-12-08 삼성전자주식회사 Integrated circuit and storage device including integrated circuit
US10108511B2 (en) * 2015-06-15 2018-10-23 Qualcomm Incorporated Test for 50 nanosecond spike filter
CN105911451B (en) * 2016-04-05 2020-08-11 硅谷数模半导体（北京）有限公司 Chip testing method and device
CN107885181A (en) * 2016-09-30 2018-04-06 上海复旦微电子集团股份有限公司 The test system of DSP unit in field programmable gate array chip
CN109375093B (en) * 2018-09-07 2021-04-30 北京中科睿芯科技集团有限公司 Hardware circuit security detection method and device
CN109872744A (en) * 2019-03-19 2019-06-11 济南德欧雅安全技术有限公司 A kind of cell memory facilitating test
CN109917277B (en) * 2019-05-16 2019-08-23 上海燧原智能科技有限公司 Virtual measuring method, device, equipment and storage medium
CN110364214A (en) * 2019-06-28 2019-10-22 珠海博雅科技有限公司 A kind of replacement method, device, equipment and storage medium for reading failed storage unit
CN110750086B (en) * 2019-09-02 2020-11-17 芯创智（北京）微电子有限公司 Digital logic automatic testing device and method
CN112466388A (en) 2019-10-17 2021-03-09 长江存储科技有限责任公司 Method for testing memory device using limited number of test pins and memory device using the same
CN112486848A (en) * 2020-12-22 2021-03-12 上海金卓科技有限公司 Test data generation method and device, chip and storage medium
KR20220090794A (en) * 2020-12-23 2022-06-30 삼성전자주식회사 Memory device, controller for controlling the same, memory system having the same, and operating method thereof
CN114201347B (en) * 2021-11-19 2023-10-31 成绎半导体(苏州)有限公司 Communication method of integrated circuit chip in test mode

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5271019A (en) * 1991-03-15 1993-12-14 Amdahl Corporation Scannable system with addressable scan reset groups
US5499250A (en) * 1992-12-11 1996-03-12 Micron Technology Inc. System having multiple subsystems and test signal source resident upon common substrate

Family Cites Families (92)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4263650B1 (en) * 1974-10-30 1994-11-29 Motorola Inc Digital data processing system with interface adaptor having programmable monitorable control register therein
US4773028A (en) * 1984-10-01 1988-09-20 Tektronix, Inc. Method and apparatus for improved monitoring and detection of improper device operation
JPS61265829A (en) * 1985-05-20 1986-11-25 Fujitsu Ltd Semiconductor integrated circuit
US4698830A (en) * 1986-04-10 1987-10-06 International Business Machines Corporation Shift register latch arrangement for enhanced testability in differential cascode voltage switch circuit
JPS6337894A (en) * 1986-07-30 1988-02-18 Mitsubishi Electric Corp Random access memory
JP2684365B2 (en) * 1987-04-24 1997-12-03 株式会社日立製作所 Semiconductor memory device
JP2659095B2 (en) * 1987-06-30 1997-09-30 富士通株式会社 Semiconductor integrated circuit device having gate array and memory
DE69132495T2 (en) * 1990-03-16 2001-06-13 Texas Instruments Inc Distributed processing memory
JPH0770240B2 (en) * 1990-12-27 1995-07-31 株式会社東芝 Semiconductor integrated circuit
US5301156A (en) * 1991-07-18 1994-04-05 Hewlett-Packard Company Configurable self-test for embedded RAMs
US5457400A (en) * 1992-04-10 1995-10-10 Micron Technology, Inc. Semiconductor array having built-in test circuit for wafer level testing
US5534774A (en) * 1992-04-23 1996-07-09 Intel Corporation Apparatus for a test access architecture for testing of modules within integrated circuits
US5251095A (en) * 1992-07-31 1993-10-05 International Business Machines Corporation Low temperature conduction module for a cryogenically-cooled processor
US5477545A (en) * 1993-02-09 1995-12-19 Lsi Logic Corporation Method and apparatus for testing of core-cell based integrated circuits
US5418452A (en) * 1993-03-25 1995-05-23 Fujitsu Limited Apparatus for testing integrated circuits using time division multiplexing
KR960011265B1 (en) * 1993-06-25 1996-08-21 삼성전자 주식회사 Test socket for no good die array
US5326428A (en) * 1993-09-03 1994-07-05 Micron Semiconductor, Inc. Method for testing semiconductor circuitry for operability and method of forming apparatus for testing semiconductor circuitry for operability
US5567654A (en) * 1994-09-28 1996-10-22 International Business Machines Corporation Method and workpiece for connecting a thin layer to a monolithic electronic module's surface and associated module packaging
KR0151032B1 (en) * 1995-04-24 1999-01-15 김광호 The semiconductor memory device for package level dc voltage to be tested
US5506499A (en) * 1995-06-05 1996-04-09 Neomagic Corp. Multiple probing of an auxilary test pad which allows for reliable bonding to a primary bonding pad
JP3698166B2 (en) * 1995-06-07 2005-09-21 サムスン エレクトロニクス カンパニー，リミテッド Method and apparatus for testing megacells in an ASIC using JTAG
US5535165A (en) * 1995-06-30 1996-07-09 Cirrus Logic, Inc. Circuits, systems and methods for testing integrated circuit devices including logic and memory circuitry
US5619461A (en) * 1995-07-28 1997-04-08 Micron Quantum Devices, Inc. Memory system having internal state monitoring circuit
US5594694A (en) * 1995-07-28 1997-01-14 Micron Quantum Devices, Inc. Memory circuit with switch for selectively connecting an input/output pad directly to a nonvolatile memory cell
US5657284A (en) * 1995-09-19 1997-08-12 Micron Technology, Inc. Apparatus and method for testing for defects between memory cells in packaged semiconductor memory devices
US5925142A (en) 1995-10-06 1999-07-20 Micron Technology, Inc. Self-test RAM using external synchronous clock
US5751015A (en) * 1995-11-17 1998-05-12 Micron Technology, Inc. Semiconductor reliability test chip
US5615159A (en) * 1995-11-28 1997-03-25 Micron Quantum Devices, Inc. Memory system with non-volatile data storage unit and method of initializing same
US5825697A (en) * 1995-12-22 1998-10-20 Micron Technology, Inc. Circuit and method for enabling a function in a multiple memory device module
US5825782A (en) * 1996-01-22 1998-10-20 Micron Technology, Inc. Non-volatile memory system including apparatus for testing memory elements by writing and verifying data patterns
US5675540A (en) * 1996-01-22 1997-10-07 Micron Quantum Devices, Inc. Non-volatile memory system having internal data verification test mode
US5807762A (en) * 1996-03-12 1998-09-15 Micron Technology, Inc. Multi-chip module system and method of fabrication
US6310484B1 (en) * 1996-04-01 2001-10-30 Micron Technology, Inc. Semiconductor test interconnect with variable flexure contacts
US20020071325A1 (en) * 1996-04-30 2002-06-13 Hii Kuong Hua Built-in self-test arrangement for integrated circuit memory devices
US6263463B1 (en) * 1996-05-10 2001-07-17 Advantest Corporation Timing adjustment circuit for semiconductor test system
US6194738B1 (en) * 1996-06-13 2001-02-27 Micron Technology, Inc. Method and apparatus for storage of test results within an integrated circuit
US6104658A (en) * 1996-08-08 2000-08-15 Neomagic Corporation Distributed DRAM refreshing
US6392948B1 (en) * 1996-08-29 2002-05-21 Micron Technology, Inc. Semiconductor device with self refresh test mode
JP3189696B2 (en) * 1996-09-17 2001-07-16 松下電器産業株式会社 Semiconductor integrated circuit, semiconductor device and test method therefor
JP3313591B2 (en) * 1996-10-02 2002-08-12 株式会社東芝 Semiconductor device, semiconductor device inspection method, and semiconductor device inspection device
US5801452A (en) * 1996-10-25 1998-09-01 Micron Technology, Inc. Multi chip module including semiconductor wafer or dice, interconnect substrate, and alignment member
US6047352A (en) * 1996-10-29 2000-04-04 Micron Technology, Inc. Memory system, method and predecoding circuit operable in different modes for selectively accessing multiple blocks of memory cells for simultaneous writing or erasure
US5834945A (en) * 1996-12-31 1998-11-10 Micron Technology, Inc. High speed temporary package and interconnect for testing semiconductor dice and method of fabrication
US5966388A (en) * 1997-01-06 1999-10-12 Micron Technology, Inc. High-speed test system for a memory device
US6519725B1 (en) * 1997-03-04 2003-02-11 International Business Machines Corporation Diagnosis of RAMS using functional patterns
US6351681B1 (en) * 1997-05-09 2002-02-26 Ati International Srl Method and apparatus for a multi-chip module that is testable and reconfigurable based on testing results
TW382657B (en) * 1997-06-13 2000-02-21 Advantest Corp Memory tester
US6072326A (en) * 1997-08-22 2000-06-06 Micron Technology, Inc. System for testing semiconductor components
JP3616236B2 (en) * 1997-09-26 2005-02-02 株式会社ルネサステクノロジ Probe card and wafer test method using the same
JP2870530B1 (en) * 1997-10-30 1999-03-17 日本電気株式会社 Stack module interposer and stack module
US6069483A (en) * 1997-12-16 2000-05-30 Intel Corporation Pickup chuck for multichip modules
KR100245411B1 (en) * 1997-12-20 2000-02-15 윤종용 Parallel test circuit for semiconductor device
JPH11203886A (en) * 1998-01-13 1999-07-30 Mitsubishi Electric Corp Nonvolatile memory and semiconductor device having the same
US6119255A (en) * 1998-01-21 2000-09-12 Micron Technology, Inc. Testing system for evaluating integrated circuits, a burn-in testing system, and a method for testing an integrated circuit
JP3201335B2 (en) * 1998-03-17 2001-08-20 日本電気株式会社 Memory address generation circuit and semiconductor memory device
US6286115B1 (en) * 1998-06-29 2001-09-04 Micron Technology, Inc. On-chip testing circuit and method for integrated circuits
US6100716A (en) * 1998-09-17 2000-08-08 Nortel Networks Corporation Voltage excursion detection apparatus
US6216241B1 (en) * 1998-10-08 2001-04-10 Agere Systems Guardian Corp. Method and system for testing multiport memories
US6233669B1 (en) * 1998-10-30 2001-05-15 Hewlett-Packard Company Memory address generator capable of row-major and column-major sweeps
US6137167A (en) * 1998-11-24 2000-10-24 Micron Technology, Inc. Multichip module with built in repeaters and method
KR100308214B1 (en) * 1998-12-30 2001-12-17 윤종용 Dual chip semiconductor integrated circuit device
US6456099B1 (en) * 1998-12-31 2002-09-24 Formfactor, Inc. Special contact points for accessing internal circuitry of an integrated circuit
US6191603B1 (en) * 1999-01-08 2001-02-20 Agilent Technologies Inc. Modular embedded test system for use in integrated circuits
US6274937B1 (en) * 1999-02-01 2001-08-14 Micron Technology, Inc. Silicon multi-chip module packaging with integrated passive components and method of making
US6396291B1 (en) * 1999-04-23 2002-05-28 Micron Technology, Inc. Method for testing semiconductor components
US6263566B1 (en) * 1999-05-03 2001-07-24 Micron Technology, Inc. Flexible semiconductor interconnect fabricated by backslide thinning
JP4008624B2 (en) * 1999-06-15 2007-11-14 東芝マイクロエレクトロニクス株式会社 Semiconductor memory device
US6294839B1 (en) * 1999-08-30 2001-09-25 Micron Technology, Inc. Apparatus and methods of packaging and testing die
KR100337601B1 (en) * 1999-09-27 2002-05-22 윤종용 The semiconductor integrated circuit having internal state monitoring circuit and a method for monitoring internal state using the same
US6441479B1 (en) * 2000-03-02 2002-08-27 Micron Technology, Inc. System-on-a-chip with multi-layered metallized through-hole interconnection
JP3955712B2 (en) * 2000-03-03 2007-08-08 株式会社ルネサステクノロジ Semiconductor device
US6407566B1 (en) * 2000-04-06 2002-06-18 Micron Technology, Inc. Test module for multi-chip module simulation testing of integrated circuit packages
US6470484B1 (en) * 2000-05-18 2002-10-22 Lsi Logic Corporation System and method for efficient layout of functionally extraneous cells
KR100347068B1 (en) * 2000-07-20 2002-08-03 삼성전자 주식회사 Semiconductor integrated circuit memory device operatable in different test modes
JP2002063069A (en) * 2000-08-21 2002-02-28 Hitachi Ltd Memory controller, data processing system, and semiconductor device
US6445625B1 (en) * 2000-08-25 2002-09-03 Micron Technology, Inc. Memory device redundancy selection having test inputs
US6812726B1 (en) * 2002-11-27 2004-11-02 Inapac Technology, Inc. Entering test mode and accessing of a packaged semiconductor device
US6732304B1 (en) * 2000-09-21 2004-05-04 Inapac Technology, Inc. Chip testing within a multi-chip semiconductor package
JP3502033B2 (en) * 2000-10-20 2004-03-02 沖電気工業株式会社 Test circuit
JP5044868B2 (en) * 2000-11-17 2012-10-10 富士通セミコンダクター株式会社 Semiconductor device and multichip module
JP2002303653A (en) * 2001-01-30 2002-10-18 Hitachi Ltd Semiconductor integrated circuit apparatus
US6472747B2 (en) * 2001-03-02 2002-10-29 Qualcomm Incorporated Mixed analog and digital integrated circuits
JP4339534B2 (en) * 2001-09-05 2009-10-07 富士通マイクロエレクトロニクス株式会社 A semiconductor device with a memory chip and logic chip that enables testing of the memory chip
JP2003077926A (en) * 2001-09-07 2003-03-14 Sumitomo Mitsubishi Silicon Corp Method for heat-treating silicon wafer
JP3959264B2 (en) * 2001-09-29 2007-08-15 株式会社東芝 Multilayer semiconductor device
US6825683B1 (en) * 2002-04-18 2004-11-30 Cypress Semiconductor Corporation System and method for testing multiple integrated circuits that are in the same package
US6967348B2 (en) 2002-06-20 2005-11-22 Micron Technology, Inc. Signal sharing circuit with microelectric die isolation features
JP2004061299A (en) * 2002-07-29 2004-02-26 Renesas Technology Corp Semiconductor device
JP2004158098A (en) * 2002-11-06 2004-06-03 Renesas Technology Corp System-in-package type semiconductor device
JP2004246979A (en) * 2003-02-14 2004-09-02 Fujitsu Ltd Semiconductor test circuit, semiconductor memory device, and semiconductor testing method
JP4255714B2 (en) * 2003-02-19 2009-04-15 富士通マイクロエレクトロニクス株式会社 BIST circuit, semiconductor device, and command pattern generation method for BIST circuit
US7098541B2 (en) * 2003-05-19 2006-08-29 Hewlett-Packard Development Company, L.P. Interconnect method for directly connected stacked integrated circuits

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5271019A (en) * 1991-03-15 1993-12-14 Amdahl Corporation Scannable system with addressable scan reset groups
US5499250A (en) * 1992-12-11 1996-03-12 Micron Technology Inc. System having multiple subsystems and test signal source resident upon common substrate

Also Published As

Publication number Publication date
CN101548337A (en) 2009-09-30
US20050162182A1 (en) 2005-07-28
JP2008537999A (en) 2008-10-02
TWI406292B (en) 2013-08-21
CN101163977A (en) 2008-04-16
KR101239271B1 (en) 2013-03-06
TW200703354A (en) 2007-01-16
WO2006101984A2 (en) 2006-09-28
JP5221335B2 (en) 2013-06-26
US7313740B2 (en) 2007-12-25
KR20070116892A (en) 2007-12-11

Similar Documents

Publication Publication Date Title
WO2006101984A3 (en) Internally generating patterns for testing in an integrated circuit device
WO2006050288A3 (en) Low cost test for ic's or electrical modules using standard reconfigurable logic devices
WO2007079006A3 (en) Connection verification technique
WO2005065258A3 (en) Active wafer probe
WO2003100445A3 (en) Probe for testing a device under test
WO2007024794A3 (en) Heater chip test circuit and methods for using the same
TW200630672A (en) System and method for display testing
WO2005066965A3 (en) Integral memory buffer and serial presence detect capability for fully-buffered memory modules
WO2003016929A3 (en) Pin electronics interface circuit
WO2006084177A3 (en) Nested integrated circuit package on package system
WO2005122423A3 (en) Spread spectrum isolator
WO2007010493A3 (en) Testable integrated circuit, system in package and test instruction set
TW200700755A (en) System and scanout circuits with error resilience circuit
TW200641377A (en) Apparatus and method for testing component built in circuit board
TW200629284A (en) Semiconductor memory device and method of testing the same
WO2007005046A3 (en) System and method for communicating with memory devices
SG109584A1 (en) Integrated printed circuit board and test contactor for high speed semiconductor testing
TW200706891A (en) Semiconductor integrated circuit and method for testing connection state between semiconductor integrated circuits
TWI346786B (en) Jig device for transporting and testing integrated circuit chip
WO2010042385A3 (en) Storage device emulator and method of use thereof
WO2005043176A3 (en) Probe testing structure
WO2007130640A3 (en) Memory device including multiplexed inputs
WO2003089941A3 (en) Semiconductor test system with easily changed interface unit
GB2464037A (en) Cryptographic random number generator using finite field operations
WO2007047178A3 (en) Integrated circuit package resistance measurement

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200680017215.8

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application
ENP Entry into the national phase

Ref document number: 2008502043

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

NENP Non-entry into the national phase

Ref country code: RU

WWE Wipo information: entry into national phase

Ref document number: 1020077023925

Country of ref document: KR

122 Ep: pct application non-entry in european phase

Ref document number: 06738573

Country of ref document: EP

Kind code of ref document: A2