WO2006078790A3 - Software breakpoints for use with memory devices - Google Patents

Software breakpoints for use with memory devices Download PDF

Info

Publication number
WO2006078790A3
WO2006078790A3 PCT/US2006/001853 US2006001853W WO2006078790A3 WO 2006078790 A3 WO2006078790 A3 WO 2006078790A3 US 2006001853 W US2006001853 W US 2006001853W WO 2006078790 A3 WO2006078790 A3 WO 2006078790A3
Authority
WO
WIPO (PCT)
Prior art keywords
microprocessor
memory device
memory devices
software breakpoints
software
Prior art date
Application number
PCT/US2006/001853
Other languages
French (fr)
Other versions
WO2006078790A2 (en
Inventor
Stephane Gravoille
Olivier Debicki
Jerome Alingry
Original Assignee
Atmel Corp
Stephane Gravoille
Olivier Debicki
Jerome Alingry
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from FR0500533A external-priority patent/FR2880963B3/en
Application filed by Atmel Corp, Stephane Gravoille, Olivier Debicki, Jerome Alingry filed Critical Atmel Corp
Priority to EP06718861A priority Critical patent/EP1849073A2/en
Publication of WO2006078790A2 publication Critical patent/WO2006078790A2/en
Publication of WO2006078790A3 publication Critical patent/WO2006078790A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2268—Logging of test results
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging
    • G06F11/3648—Software debugging using additional hardware

Abstract

System and method for providing software breakpoints for use with memory devices. One aspect of the invention includes a microprocessor, a memory device accessible through a data bus and an address bus coupled to the microprocessor, and processing logic coupled to the memory device and to the microprocessor. The processing logic sets the software breakpoint for the memory device by substituting a value to be read from the memory device with a breakpoint pattern that is sent to the microprocessor on the data bus instead of the value.
PCT/US2006/001853 2005-01-19 2006-01-18 Software breakpoints for use with memory devices WO2006078790A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP06718861A EP1849073A2 (en) 2005-01-19 2006-01-18 Software breakpoints for use with memory devices

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
FR0500533A FR2880963B3 (en) 2005-01-19 2005-01-19 SOFTWARE STOPPING POINTS FOR USE WITH MEMORY DEVICES
FR05/00533 2005-01-19
US11/193,817 2005-07-28
US11/193,817 US20060174163A1 (en) 2005-01-19 2005-07-28 Software breakpoints for use with memory devices

Publications (2)

Publication Number Publication Date
WO2006078790A2 WO2006078790A2 (en) 2006-07-27
WO2006078790A3 true WO2006078790A3 (en) 2008-10-23

Family

ID=36692857

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/001853 WO2006078790A2 (en) 2005-01-19 2006-01-18 Software breakpoints for use with memory devices

Country Status (2)

Country Link
EP (1) EP1849073A2 (en)
WO (1) WO2006078790A2 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5941980A (en) * 1996-08-05 1999-08-24 Industrial Technology Research Institute Apparatus and method for parallel decoding of variable-length instructions in a superscalar pipelined data processing system
US6915416B2 (en) * 2000-12-28 2005-07-05 Texas Instruments Incorporated Apparatus and method for microcontroller debugging

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5941980A (en) * 1996-08-05 1999-08-24 Industrial Technology Research Institute Apparatus and method for parallel decoding of variable-length instructions in a superscalar pipelined data processing system
US6915416B2 (en) * 2000-12-28 2005-07-05 Texas Instruments Incorporated Apparatus and method for microcontroller debugging

Also Published As

Publication number Publication date
EP1849073A2 (en) 2007-10-31
WO2006078790A2 (en) 2006-07-27

Similar Documents

Publication Publication Date Title
TW200636585A (en) Software breakpoints for use with memory devices
TW200801952A (en) Method for setting up a peripheral component interconnect express (PCIE)
WO2006082994A3 (en) Methods and apparatus for facilitating a secure session between a processor and an external device
TW200723002A (en) Memory interface to bridge memory buses
EP2000918A4 (en) Information processing device, information processing method, and computer program
GB0427983D0 (en) Breakpoint logic unit, debug logic and breakpoint method for a data processing apparatus
EP2028858A4 (en) Information processing device, information processing method, and computer program
EP2000915A4 (en) Information processing device, information communication system, information processing method, and computer program
WO2008058154A3 (en) Using shared memory with an execute-in-place processor and a co-processor
TW200802082A (en) Shared nonvolatile memory architecture
WO2006078523A3 (en) Portable memory automobile ignition system
FI20060637A0 (en) Access to a network using a portable memory device
WO2010030067A3 (en) Method for generating electromagnetic waves using software
WO2010019373A3 (en) Memory devices and methods of storing data on a memory device
TW200731074A (en) Hardware-assisted device configuration detection
WO2008144179A8 (en) Method and apparatus for cache transactions in a data processing system
EP1898409A4 (en) Data recording device, data recording method, and computer program
EP1970812A3 (en) Embedded systems debugging
WO2005091131A3 (en) Computer system for electronic data processing
WO2007130640A3 (en) Memory device including multiplexed inputs
WO2007112162A3 (en) Selective instruction breakpoint generation
DE602007014226D1 (en) METHOD AND DEVICE FOR CONDITIONAL BROADCAST OF BARRIER OPERATIONS
TW200632643A (en) System and method for data analysis
EP2018054A4 (en) Information processing device, information processing method, and computer program
ATE467183T1 (en) BUS CONNECTION FACILITY

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200680002477.7

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2006718861

Country of ref document: EP