WO2006028159A3 - Reconfigurable circuit-containing electronic device - Google Patents
Reconfigurable circuit-containing electronic device Download PDFInfo
- Publication number
- WO2006028159A3 WO2006028159A3 PCT/JP2005/016478 JP2005016478W WO2006028159A3 WO 2006028159 A3 WO2006028159 A3 WO 2006028159A3 JP 2005016478 W JP2005016478 W JP 2005016478W WO 2006028159 A3 WO2006028159 A3 WO 2006028159A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- logic circuit
- operable
- unit
- electronic device
- circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
Abstract
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004-260735 | 2004-09-08 | ||
JP2004260735 | 2004-09-08 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2006028159A2 WO2006028159A2 (en) | 2006-03-16 |
WO2006028159A3 true WO2006028159A3 (en) | 2006-11-09 |
Family
ID=35789107
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2005/016478 WO2006028159A2 (en) | 2004-09-08 | 2005-09-01 | Reconfigurable circuit-containing electronic device |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2006028159A2 (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6086629A (en) * | 1997-12-04 | 2000-07-11 | Xilinx, Inc. | Method for design implementation of routing in an FPGA using placement directives such as local outputs and virtual buffers |
US6086628A (en) * | 1998-02-17 | 2000-07-11 | Lucent Technologies Inc. | Power-related hardware-software co-synthesis of heterogeneous distributed embedded systems |
-
2005
- 2005-09-01 WO PCT/JP2005/016478 patent/WO2006028159A2/en active Application Filing
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6086629A (en) * | 1997-12-04 | 2000-07-11 | Xilinx, Inc. | Method for design implementation of routing in an FPGA using placement directives such as local outputs and virtual buffers |
US6086628A (en) * | 1998-02-17 | 2000-07-11 | Lucent Technologies Inc. | Power-related hardware-software co-synthesis of heterogeneous distributed embedded systems |
Non-Patent Citations (2)
Title |
---|
BHARAT P DAVE ET AL: "COHRA: Hardware-Software Cosynthesis of Hierarchical Heterogeneous Distributed Embedded Systems", IEEE TRANSACTIONS ON COMPUTER AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, IEEE SERVICE CENTER, PISCATAWAY, NJ, US, vol. 17, no. 10, October 1998 (1998-10-01), pages 900 - 919, XP011007607, ISSN: 0278-0070 * |
PO-XUN CHIN ET AL: "Low power driven re-synthesis algorithm for heterogeneous FPGA under delay constraint", ISCAS 2001. PROCEEDINGS OF THE 2001 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS. SYDNEY, AUSTRALIA, MAY 6 - 9, 2001, IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, NEW YORK, NY : IEEE, US, vol. VOL. 1 OF 5, 6 May 2001 (2001-05-06), pages 519 - 522, XP010542146, ISBN: 0-7803-6685-9 * |
Also Published As
Publication number | Publication date |
---|---|
WO2006028159A2 (en) | 2006-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2006101990A3 (en) | Terminal for multiple functions in a power supply | |
TW200742019A (en) | IC with on-die power-gating circuit | |
ATE494634T1 (en) | RESISTANCE OF AN INTEGRATED CIRCUIT | |
WO2005010925A3 (en) | Integrated sensor chip unit | |
WO2001073868A3 (en) | Device enclosures and devices with integrated battery | |
ATE386295T1 (en) | INTEGRATED CIRCUIT WITH MULTIPLE OPERATION MODES | |
WO2008063251A3 (en) | Memory circuit system and method | |
WO2008030641A3 (en) | Integrated circuit with graduated on-die termination | |
TW200715282A (en) | Passive elements in mram embedded integrated circuits | |
WO2004104844A3 (en) | Integrated circuit capable of communicating using different communication protocols | |
DE59914987D1 (en) | Highly integrated electronic circuit, in particular for use in cardiac pacemakers | |
TW200706891A (en) | Semiconductor integrated circuit and method for testing connection state between semiconductor integrated circuits | |
WO2003075189A3 (en) | An interconnect-aware methodology for integrated circuit design | |
WO2008005312A3 (en) | Portable electronic device | |
TW200708239A (en) | Electronic system | |
AU2002211458A1 (en) | Extreme capacity management in an electronic marketplace environment | |
WO2004105088A3 (en) | Circuit and method for trimming locking of integrated circuits | |
TW200716060A (en) | Portable electronic device with measuring fat function and measuring fat method thereof | |
WO2003038647A3 (en) | Packaged combination memory for electronic devices | |
WO2007067423A8 (en) | Integrated circuit with configurable bypass capacitance | |
WO2009055016A3 (en) | Integrated circuit with optical interconnect | |
TW200746389A (en) | Embedded capacitor device having a common coupling area | |
HK1085307A1 (en) | Device for establishing an electrical connection between a portable electronic instrument and an external device, in particular for performing the recharge of a battery of said instrument | |
WO2007136932A3 (en) | Integrated circuit having pads and input/output (i/o) cells | |
WO2006028159A3 (en) | Reconfigurable circuit-containing electronic device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
122 | Ep: pct application non-entry in european phase |