WO2005098940A2 - Cooling an integrated circuit die with coolant flow in a microchannel and a thin film thermoelectric cooling device in the microchannel - Google Patents

Cooling an integrated circuit die with coolant flow in a microchannel and a thin film thermoelectric cooling device in the microchannel Download PDF

Info

Publication number
WO2005098940A2
WO2005098940A2 PCT/US2005/010177 US2005010177W WO2005098940A2 WO 2005098940 A2 WO2005098940 A2 WO 2005098940A2 US 2005010177 W US2005010177 W US 2005010177W WO 2005098940 A2 WO2005098940 A2 WO 2005098940A2
Authority
WO
WIPO (PCT)
Prior art keywords
die
microchannel
rear surface
microchannels
coolant
Prior art date
Application number
PCT/US2005/010177
Other languages
French (fr)
Other versions
WO2005098940A3 (en
Inventor
Ravi Prasher
Original Assignee
Intel Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corporation filed Critical Intel Corporation
Priority to DE112005000672.7T priority Critical patent/DE112005000672B4/en
Priority to CN2005800069580A priority patent/CN1930681B/en
Publication of WO2005098940A2 publication Critical patent/WO2005098940A2/en
Publication of WO2005098940A3 publication Critical patent/WO2005098940A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/46—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
    • H01L23/473—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing liquids
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/38—Cooling arrangements using the Peltier effect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • FIG. 1 is a partial schematic side cross-sectional view of an integrated circuit (IC) die with a portion of a cooling system and packaging for the die, as provided according to some embodiments.
  • FIG. 2 is a partial schematic cross-sectional view from above, taken at line II-II in FIG. 1.
  • FIG. 3 is block diagram showing the die of FIG. 1, with additional components of the cooling system for the die.
  • FIG. 4 is a view similar to FIG. 1, showing the IC die and a portion of the cooling system and die packaging as provided according to some other embodiments.
  • FIG. 5 is a view similar to FIGS. 1 and 4, showing the IC die and a portion of the cooling system and die packaging as provided according to still other embodiments.
  • FIG. 6 is a block diagram of a computer system that includes an example of an IC die associated with a cooling system as in one or more of FIGS. 1-5.
  • FIG. 1 is a partial schematic side cross-sectional view of an integrated circuit (IC) die 10 with a portion of a cooling system 12 and a die packaging substrate 14, as provided according to some embodiments. To simplify the drawing, various aspects of the die package are omitted.
  • FIG. 2 is a partial schematic cross-sectional view of the IC die and cooling system, taken in plan view at line II-II in FIG. 1. Both FIGS. 1 and 2 show simplified examples of the cooling system components, and in practice the layout of cooling system components may be much more complex than illustrated in the drawings. In general the drawings herein are not to scale. Referring to FIG. 1, the IC die 10 is mounted on the package substrate 14 in a conventional "flip-chip" arrangement.
  • the IC die 10 may be formed of a conventional semiconductor material such as silicon.
  • the IC die 10 has front surface 16 on which an integrated circuit 18 (e.g., a microprocessor) is formed.
  • the integrated circuit 18 is directly coupled to the package substrate 14 by die bumps 20. (Traces, etc., present in the substrate 14, and to which the integrated circuit 18 is coupled by the die bumps 20, are not separately shown. "Landside" bumps on the package substrate 14 are also omitted from the drawing.
  • the die bumps 20 may be more numerous than as depicted in FIG. 1.)
  • the IC die 10 also has a rear surface 22 that is opposite to the front surface 16 of the IC die 10.
  • a microchannel member 24 is bonded to the rear surface 22 of the IC die 10 by bonding material 26.
  • Grooves 28 are formed in the front side 29 of the microchannel member 24 to allow the microchannel member 24 to define microchannels 30.
  • the front side 29 of the microchannel member 24 faces the rear surface 22 of the IC die 10.
  • the grooves 28 of the microchannel member 24 define the microchannels 30 in cooperation with the rear surface 22 of the IC die 10, with the rear surface 22 forming the floors of the microchannels 30.
  • the grooves 28 may have a rectangular cross-section (as depicted in the drawing) so that the microchannels 30 also have a rectangular cross-section, but other shapes of cross-section are also possible.
  • the microchannels 30 may have a height (distance from rear surface 22 of the IC die 10 to the top wall 32 of the groove 28) of about 300 microns and a width (distance from one side wall 34 of the groove 28 to the other side wall 36 of the groove 28) of about 200 microns, but other dimensions of the microchannels 30 are possible. In a practical embodiment, the number of microchannels may be much more than the relatively few microchannels depicted in the drawing.
  • the microchannel member 24 may be a heat spreader, such as an integrated heat spreader (HIS) formed of copper or aluminum, which may be provided in accordance with conventional practices except for the presence of the grooves 28.
  • HIS integrated heat spreader
  • the member 24 may not be a heat spreader, but may still be formed of copper or aluminum, or alternatively of silicon.
  • the grooves 28 may be formed in the member 24 by a lithographic process or by micro-machining. Bonding of the member 24 to the rear surface 22 of the IC die 10 may be with gold or solder or by another suitable technique such as thermal compression bonding.
  • the member 24 (whether or not it is a heat spreader) may be substantially thicker than the height of the microchannels 30, and the microchannels may be much narrower than suggested by the drawings.
  • the microchannels 30 are provided to allow a coolant (not shown) to flow through the microchannels 30. In some embodiments, the coolant may be de-ionized water.
  • Flow of the coolant through the microchannels 30 is schematically represented by arrows 38 in FIG. 2.
  • coolant may flow through a microchannel 30 even if an arrow 38 is not indicated in the particular microchannel.
  • the manner of defining the microchannels depicted in FIG. 1 contrasts with a previously proposed practice of forming microchannels by lithography or the like directly in the rear surface of the IC die.
  • the microchannels 30 need not all be straight and parallel to each other.
  • the cooling system 12 also includes, in addition to the microchannels 30, thin film thermoelectric cooling (TFTEC) devices 40.
  • TFTEC thin film thermoelectric cooling
  • the TFTEC devices 40 are formed on the rear surface 22 of the IC die 10 and are located in at least some of the microchannels 30. Terminals 42 (seen in FIG. 2) are provided at ends 44 of the TFTEC devices 40. Except as schematically indicated at 46 in FIG. 2, leads to supply electrical power to drive the TFTEC devices 40 are not shown to simplify the drawing. However, such leads are present, and may be formed on the rear surface 22 of the IC die 10 at the terminals 42. The leads may be isolated from the coolant to prevent electrical shorts by covering the leads with an insulating layer (not shown) such as silicon oxide. In addition, or alternatively, the coolant may be a dielectric or de-ionized water.
  • two or more TFTEC devices 40 may be formed in a vertical stack.
  • a stacked pair of TFTEC devices 40 may be provided.
  • the two TFTEC devices 40 of a stacked pair need not be coterminous.
  • each TFTEC device 40 may have a thickness of about 5 microns, a width in the range of 5 to 50 microns and a length in the range of 5 to 50 microns.
  • the TFTEC devices 40 may in some embodiments be formed of a material such as silicon germanium superlattice or beryllium telluride (Be 2 Te 3 ). As suggested by the drawings, the TFTEC devices 40 may be present in some but not all of the microchannels 30, in some embodiments. In particular, TFTEC devices may be placed at specific locations that may be hotspots on the IC die 10. In other embodiments, TFTEC devices 40 are present in all of the microchannels 30.
  • FIG. 3 is a block diagram showing the IC die 10, with additional components of the cooling system 12.
  • the microchannels 30 and the TFTEC devices 40 are shown as separate blocks in phantom, although in practice the TFTEC devices 40 are located in the microchannels 30.
  • the cooling system 12 includes a coolant circulation system 48 to supply the coolant to the microchannels 30.
  • the coolant circulation system 48 may be in fluid communication with the microchannels 30 via one or more coolant supply channels 50 and one or more coolant return channels 52.
  • a pump and a heat exchanger located remotely from the die 10 may be included in the coolant circulation system 48.
  • the coolant system 12 also includes a drive circuit 54 that is coupled to the TFTEC devices 40 to supply electrical power to the TFTEC devices 40.
  • the drive circuit 54 may be mounted on the package for the IC die 10. (Only the package substrate 14 is shown in the drawings.)
  • the drive circuit 54 may also supply power to the integrated circuit 18 (FIG. 1).
  • the integrated circuit 18 and the TFTEC devices 40 may share a power supply, in some embodiments.
  • a second tier 56 of microchannels 30 is provided above the first tier 58 of microchannels 30 in a cooling system 12a. In the embodiments illustrated in FIG.
  • the microchannel member 24 is not much thicker than the height of the microchannels 30 of the first tier 58 and is interposed between the IC die 10 and a heat spreader (or other member) 60.
  • the microchannels of the first tier 58 are defined by the rear surface 22 of the IC die 10 and by grooves 28 in the microchannel member 24; and the microchannels of the second tier 56 are defined by the rear surface 62 of the microchannel member 24 and grooves 28 in the heat spreader 60.
  • the floor of the microchannels of the second tier 56 is formed by the rear surface 62 of the microchannel member 24.
  • the microchannel member 24 may be formed of copper, aluminum or silicon in some embodiments.
  • the heat spreader 60 may, for example, be formed of copper or aluminum.
  • the heat spreader 60 may have a thickness that is substantially greater than the height of the microchannels of the second tier 56.
  • the height of the microchannels of the second tier 56 may be substantially the same (e.g., 300 microns) as the height of the microchannels of the first tier 58.
  • a microchannel member 24a has grooves 28 that face down and grooves 64 that face up.
  • the cooling system 12b includes a first tier 58 of microchannels and a second tier 56a of microchannels.
  • the microchannel member 24a is interposed between a heat spreader 60a and the rear surface 22 of the IC die 10.
  • the microchannels of the first tier are defined by the rear surface 22 of the IC die 10 and by the downward-facing grooves 28 in the microchannel member 24, but the microchannels of the second tier 56a of FIG. 5 are defined by the front surface 66 of the heat spreader 60a and the upward-facing grooves 64 in the microchannel member 24a.
  • the top wall of the microchannels of the second tier 56a is formed by the front surface 66 of the heat spreader 60a.
  • the cooling systems 12a and 12b may have substantially the same coolant circulation systems and drive circuit as the cooling system 12 of FIGS. 1-3.
  • coolant supplied by the coolant circulation system 48 (FIG. 3) flows through the microchannels 30 at or above the rear surface of the IC die 10 to aid in cooling the IC die 10.
  • the coolant is operated with two phases—liquid and vapor. That is, in some embodiments at least part of the coolant in the microchannels is in a gaseous state.
  • the coolant is single phase—that is, all liquid.
  • two phase operation is employed with a single tier of microchannels.
  • single phase operation is employed with two or more tiers of microchannels. In either case, the thermal resistance of the cooling system may be very low.
  • single phase operation is employed with a single tier of microchannels.
  • the IC die is cooled by operation of the TFTEC devices 40 formed on the rear surface of the IC die.
  • the presence of the TFTEC devices may mitigate effects of hotspots on the IC die due to localized characteristics of the integrated circuit 18.
  • the coolant flowing on the top ("hot side") of the TFTEC devices may enhance the effectiveness of the TFTEC devices by aiding in dissipation of the heat transported by the TFTEC devices from the IC die.
  • the combination of the coolant flowing in the microchannels and the operation of the TFTEC devices may aid in achieving a lower average temperature for the IC die than is achieved by conventional die cooling arrangements.
  • the cooling systems described herein which include both microchannels at and or adjacent to the rear surface of the IC die, and TFTEC devices formed on the rear surface of the IC die in at least some of the microchannels, may be applicable both to conventional flip-chip mounted dies and to so-called "thin die thin TIM" IC packages, where "TIM" refers to thermal interface material.
  • TIM refers to thermal interface material.
  • FIG. 6 is a block diagram of a system 100 in which such a die 10 may be incorporated.
  • a cooling system 12 as disclosed hereinabove or a cooling system 12a or 12b may be associated with the die 10.
  • the die 10 includes many sub-blocks, such as arithmetic logic unit (ALU) 104 and on-die cache 106.
  • the microprocessor on die 10 may also communicate to other levels of cache, such as off-die cache 108. Higher memory hierarchy levels, such as system memory 110, are accessed via host bus 112 and chipset 114.
  • ALU arithmetic logic unit
  • off-die functional units such as graphics accelerator 116 and network interface controller (NIC) 118, to name just a few, may communicate with the microprocessor on die 10 via appropriate busses or ports.
  • NIC network interface controller

Abstract

An apparatus includes an integrated circuit (IC) die that has a front surface on which an integrated circuit is formed. The IC die also has a rear surface that is opposite to the front surface. The apparatus also includes a microchannel member to define at least one microchannel at the rear surface of the IC die. The microchannel is to allow a coolant to flow through the microchannel. The apparatus further includes at least one thin film thermoelectric cooling (TFTEC) device in the at least one microchannel.

Description

COOLING AN INTEGRATED CIRCUIT DIE WITH COOLANT FLOW IN A MICROCHANNEL AND A THIN FILM THERMOELECTRIC COOLING DEVICE IN THE MICROCHANNEL
BACKGROUND
As microprocessors continue to advance in complexity and operating rate, the heat generated in microprocessors during operation increases and the demands on cooling systems for microprocessors also escalate. A particular problem is presented by so-called "hotspots" at which circuit elements at a localized zone on the microprocessor die raise the temperature in the zone above the average temperature on the die. Thus it may not be sufficient to keep the average temperature of the die below a target level, as excessive . heating at hotspots may result in localized device malfunctions even while the overall cooling target is met.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a partial schematic side cross-sectional view of an integrated circuit (IC) die with a portion of a cooling system and packaging for the die, as provided according to some embodiments. FIG. 2 is a partial schematic cross-sectional view from above, taken at line II-II in FIG. 1. FIG. 3 is block diagram showing the die of FIG. 1, with additional components of the cooling system for the die. FIG. 4 is a view similar to FIG. 1, showing the IC die and a portion of the cooling system and die packaging as provided according to some other embodiments. FIG. 5 is a view similar to FIGS. 1 and 4, showing the IC die and a portion of the cooling system and die packaging as provided according to still other embodiments. FIG. 6 is a block diagram of a computer system that includes an example of an IC die associated with a cooling system as in one or more of FIGS. 1-5.
DETAILED DESCRIPTION
FIG. 1 is a partial schematic side cross-sectional view of an integrated circuit (IC) die 10 with a portion of a cooling system 12 and a die packaging substrate 14, as provided according to some embodiments. To simplify the drawing, various aspects of the die package are omitted. FIG. 2 is a partial schematic cross-sectional view of the IC die and cooling system, taken in plan view at line II-II in FIG. 1. Both FIGS. 1 and 2 show simplified examples of the cooling system components, and in practice the layout of cooling system components may be much more complex than illustrated in the drawings. In general the drawings herein are not to scale. Referring to FIG. 1, the IC die 10 is mounted on the package substrate 14 in a conventional "flip-chip" arrangement. The IC die 10 may be formed of a conventional semiconductor material such as silicon. The IC die 10 has front surface 16 on which an integrated circuit 18 (e.g., a microprocessor) is formed. The integrated circuit 18 is directly coupled to the package substrate 14 by die bumps 20. (Traces, etc., present in the substrate 14, and to which the integrated circuit 18 is coupled by the die bumps 20, are not separately shown. "Landside" bumps on the package substrate 14 are also omitted from the drawing. The die bumps 20 may be more numerous than as depicted in FIG. 1.) The IC die 10 also has a rear surface 22 that is opposite to the front surface 16 of the IC die 10. A microchannel member 24 is bonded to the rear surface 22 of the IC die 10 by bonding material 26. Grooves 28 are formed in the front side 29 of the microchannel member 24 to allow the microchannel member 24 to define microchannels 30. The front side 29 of the microchannel member 24 faces the rear surface 22 of the IC die 10. It will be noted that the grooves 28 of the microchannel member 24 define the microchannels 30 in cooperation with the rear surface 22 of the IC die 10, with the rear surface 22 forming the floors of the microchannels 30. In some embodiments, the grooves 28 may have a rectangular cross-section (as depicted in the drawing) so that the microchannels 30 also have a rectangular cross-section, but other shapes of cross-section are also possible. In some embodiments, the microchannels 30 may have a height (distance from rear surface 22 of the IC die 10 to the top wall 32 of the groove 28) of about 300 microns and a width (distance from one side wall 34 of the groove 28 to the other side wall 36 of the groove 28) of about 200 microns, but other dimensions of the microchannels 30 are possible. In a practical embodiment, the number of microchannels may be much more than the relatively few microchannels depicted in the drawing. In some embodiments the microchannel member 24 may be a heat spreader, such as an integrated heat spreader (HIS) formed of copper or aluminum, which may be provided in accordance with conventional practices except for the presence of the grooves 28. In other embodiments, the member 24 may not be a heat spreader, but may still be formed of copper or aluminum, or alternatively of silicon. The grooves 28 may be formed in the member 24 by a lithographic process or by micro-machining. Bonding of the member 24 to the rear surface 22 of the IC die 10 may be with gold or solder or by another suitable technique such as thermal compression bonding. Noting again that the drawings are not to scale, the member 24 (whether or not it is a heat spreader) may be substantially thicker than the height of the microchannels 30, and the microchannels may be much narrower than suggested by the drawings. The microchannels 30 are provided to allow a coolant (not shown) to flow through the microchannels 30. In some embodiments, the coolant may be de-ionized water. Flow of the coolant through the microchannels 30 is schematically represented by arrows 38 in FIG. 2. (It should be understood that coolant may flow through a microchannel 30 even if an arrow 38 is not indicated in the particular microchannel.) It should be noted that the manner of defining the microchannels depicted in FIG. 1 contrasts with a previously proposed practice of forming microchannels by lithography or the like directly in the rear surface of the IC die. The microchannels 30 need not all be straight and parallel to each other. Referring now to both of FIGS. 1 and 2, the cooling system 12 also includes, in addition to the microchannels 30, thin film thermoelectric cooling (TFTEC) devices 40. The TFTEC devices 40 are formed on the rear surface 22 of the IC die 10 and are located in at least some of the microchannels 30. Terminals 42 (seen in FIG. 2) are provided at ends 44 of the TFTEC devices 40. Except as schematically indicated at 46 in FIG. 2, leads to supply electrical power to drive the TFTEC devices 40 are not shown to simplify the drawing. However, such leads are present, and may be formed on the rear surface 22 of the IC die 10 at the terminals 42. The leads may be isolated from the coolant to prevent electrical shorts by covering the leads with an insulating layer (not shown) such as silicon oxide. In addition, or alternatively, the coolant may be a dielectric or de-ionized water. In some embodiments, two or more TFTEC devices 40 may be formed in a vertical stack. For example, as indicated at 46 in FIGS. 1 and 2, a stacked pair of TFTEC devices 40 may be provided. As can be seen from FIG. 2, the two TFTEC devices 40 of a stacked pair need not be coterminous. In some embodiments, each TFTEC device 40 may have a thickness of about 5 microns, a width in the range of 5 to 50 microns and a length in the range of 5 to 50 microns. (Again it is noted that the drawings are not to scale.) Accordingly, given a height of hundreds of microns for the microchannels 30, the presence of the TFTEC devices 40 in the microchannels 30 does not have a significant effect on the flow of coolant through the microchannels. The TFTEC devices 40 may in some embodiments be formed of a material such as silicon germanium superlattice or beryllium telluride (Be2Te3). As suggested by the drawings, the TFTEC devices 40 may be present in some but not all of the microchannels 30, in some embodiments. In particular, TFTEC devices may be placed at specific locations that may be hotspots on the IC die 10. In other embodiments, TFTEC devices 40 are present in all of the microchannels 30. Stacking of the TFTEC devices 40 may occur where cooling needs are particularly acute. FIG. 3 is a block diagram showing the IC die 10, with additional components of the cooling system 12. For purposes of illustration, the microchannels 30 and the TFTEC devices 40 are shown as separate blocks in phantom, although in practice the TFTEC devices 40 are located in the microchannels 30. As illustrated in FIG. 3, the cooling system 12 includes a coolant circulation system 48 to supply the coolant to the microchannels 30. The coolant circulation system 48 may be in fluid communication with the microchannels 30 via one or more coolant supply channels 50 and one or more coolant return channels 52. Although not separately shown, a pump and a heat exchanger located remotely from the die 10 may be included in the coolant circulation system 48. The coolant system 12 also includes a drive circuit 54 that is coupled to the TFTEC devices 40 to supply electrical power to the TFTEC devices 40. In some embodiments, the drive circuit 54 may be mounted on the package for the IC die 10. (Only the package substrate 14 is shown in the drawings.) In some embodiments, the drive circuit 54 may also supply power to the integrated circuit 18 (FIG. 1). In other words, the integrated circuit 18 and the TFTEC devices 40 may share a power supply, in some embodiments. Referring now to FIG. 4, in some embodiments a second tier 56 of microchannels 30 is provided above the first tier 58 of microchannels 30 in a cooling system 12a. In the embodiments illustrated in FIG. 4, the microchannel member 24 is not much thicker than the height of the microchannels 30 of the first tier 58 and is interposed between the IC die 10 and a heat spreader (or other member) 60. In these embodiments, the microchannels of the first tier 58 are defined by the rear surface 22 of the IC die 10 and by grooves 28 in the microchannel member 24; and the microchannels of the second tier 56 are defined by the rear surface 62 of the microchannel member 24 and grooves 28 in the heat spreader 60. In these embodiments, the floor of the microchannels of the second tier 56 is formed by the rear surface 62 of the microchannel member 24. As before, the microchannel member 24 may be formed of copper, aluminum or silicon in some embodiments. The heat spreader 60 may, for example, be formed of copper or aluminum. The heat spreader 60 may have a thickness that is substantially greater than the height of the microchannels of the second tier 56. In some embodiments, the height of the microchannels of the second tier 56 may be substantially the same (e.g., 300 microns) as the height of the microchannels of the first tier 58. In other embodiments in which two tiers of microchannels are provided, as illustrated in FIG. 5, a microchannel member 24a has grooves 28 that face down and grooves 64 that face up. In these embodiments, the cooling system 12b includes a first tier 58 of microchannels and a second tier 56a of microchannels. The microchannel member 24a is interposed between a heat spreader 60a and the rear surface 22 of the IC die 10. As in the embodiment of FIG. 4, the microchannels of the first tier are defined by the rear surface 22 of the IC die 10 and by the downward-facing grooves 28 in the microchannel member 24, but the microchannels of the second tier 56a of FIG. 5 are defined by the front surface 66 of the heat spreader 60a and the upward-facing grooves 64 in the microchannel member 24a. In these embodiments, the top wall of the microchannels of the second tier 56a is formed by the front surface 66 of the heat spreader 60a. The cooling systems 12a and 12b may have substantially the same coolant circulation systems and drive circuit as the cooling system 12 of FIGS. 1-3. In operation of the cooling systems 12, 12a or 12b, coolant (not shown) supplied by the coolant circulation system 48 (FIG. 3) flows through the microchannels 30 at or above the rear surface of the IC die 10 to aid in cooling the IC die 10. In some embodiments the coolant is operated with two phases—liquid and vapor. That is, in some embodiments at least part of the coolant in the microchannels is in a gaseous state. In other embodiments the coolant is single phase— that is, all liquid. In some embodiments, two phase operation is employed with a single tier of microchannels. In other embodiments, single phase operation is employed with two or more tiers of microchannels. In either case, the thermal resistance of the cooling system may be very low. In still other embodiments, single phase operation is employed with a single tier of microchannels. Also as part of the operation of the cooling systems 12, 12a, 12b, the IC die is cooled by operation of the TFTEC devices 40 formed on the rear surface of the IC die. The presence of the TFTEC devices may mitigate effects of hotspots on the IC die due to localized characteristics of the integrated circuit 18. Also, the coolant flowing on the top ("hot side") of the TFTEC devices may enhance the effectiveness of the TFTEC devices by aiding in dissipation of the heat transported by the TFTEC devices from the IC die. The combination of the coolant flowing in the microchannels and the operation of the TFTEC devices may aid in achieving a lower average temperature for the IC die than is achieved by conventional die cooling arrangements. The cooling systems described herein, which include both microchannels at and or adjacent to the rear surface of the IC die, and TFTEC devices formed on the rear surface of the IC die in at least some of the microchannels, may be applicable both to conventional flip-chip mounted dies and to so-called "thin die thin TIM" IC packages, where "TIM" refers to thermal interface material. As noted above, the integrated circuit 18 formed on the front surface of the IC die
10 may be a microprocessor in some embodiments. FIG. 6 is a block diagram of a system 100 in which such a die 10 may be incorporated. Although not separately indicated in FIG. 6, a cooling system 12 as disclosed hereinabove (or a cooling system 12a or 12b) may be associated with the die 10. In FIG. 6, the die 10 includes many sub-blocks, such as arithmetic logic unit (ALU) 104 and on-die cache 106. The microprocessor on die 10 may also communicate to other levels of cache, such as off-die cache 108. Higher memory hierarchy levels, such as system memory 110, are accessed via host bus 112 and chipset 114. In addition, other off-die functional units, such as graphics accelerator 116 and network interface controller (NIC) 118, to name just a few, may communicate with the microprocessor on die 10 via appropriate busses or ports. The several embodiments described herein are solely for the purpose of illustration. The various features described herein need not all be used together, and any one or more of those features may be incorporated in a single embodiment. Therefore, persons skilled in the art will recognize from this description that other embodiments may be practiced with various modifications and alterations.

Claims

WHAT IS CLAIMED IS:
1. An apparatus comprising: an integrated circuit (IC) die having a front surface on which an integrated circuit is formed and a rear surface that is opposite to the front surface; a member to define at least one microchannel at the rear surface of the IC die, the microchannel to allow a coolant to flow therethrough; and at least one thin film thermoelectric cooling (TFTEC) device in the at least one microchannel.
2. The apparatus of claim 1, wherein the at least one TFTEC device is formed on the rear surface of the IC die.
3. The apparatus of claim 2, wherein the member has a front side which faces the rear surface of the IC die, said front side of the member having at least one groove therein to define the at least one microchannel.
4. The apparatus of claim 1, wherein the member is an integrated heat spreader.
5. The apparatus of claim 4, wherein the member is formed of copper.
6. The apparatus of claim 1, wherein the member is formed of silicon.
7. The apparatus of claim 1, wherein the member is formed of copper.
8. The apparatus of claim 1, wherein the coolant includes water.
9. The apparatus of claim 8, wherein the coolant is de-ionized water
10. The apparatus of claim 1, wherein the TFTEC device includes one of silicon germanium superlattice and beryllium telluride.
11. The apparatus of claim 1, wherein the member is bonded to the rear surface of the IC die.
12. The apparatus of claim 11, further comprising a heat spreader; the member interposed between the heat spreader and the rear surface of the IC die; the at least one microchannel including: a first tier of microchannels defined by the rear surface of the IC die and by grooves in the member; and a second tier of microchannels defined by a rear surface of the member and grooves in the heat spreader, the second tier of microchannels being above the first tier of microchannels.
13. The apparatus of claim 12, wherein the at least one TFTEC device is formed on the rear surface of the IC die.
14. The apparatus of claim 11, further comprising a heat spreader; the member interposed between the heat spreader and the rear surface of the IC die; the at least one microchannel including: a first tier of microchannels defined by the rear surface of the IC die and by grooves in the member; and a second tier of microchannels defined by a front surface of the heat spreader and grooves in the member, the second tier of microchannels being above the first tier of microchannels.
15. The apparatus of claim 1, wherein the integrated circuit formed on the front surface of the IC die is a microprocessor.
16. The apparatus of claim 1, wherein the at least one TFTEC device includes at least one pair of stacked TFTEC devices.
17. A method comprising: flowing a coolant through a microchannel at a rear surface of an integrated circuit (IC) die; and cooling the IC die with a thin film thermoelectric cooling (TFTEC) device formed on the rear surface of the IC die and located in the microchannel.
18. The method of claim 17, wherein the flowing includes flowing the coolant through two tiers of microchannels adjacent the rear surface of the IC die.
19. The method of claim 17, wherein the coolant includes water.
20. The method of claim 19, wherein the coolant is de-ionized water.
21. The method of claim 17, wherein the TFTEC device includes one of silicon germanium superlattice and beryllium telluride.
22. The method of claim 17, wherein the microchannel is defined by a groove formed in a front side of a member, the front side of the member facing the rear surface of the IC die.
23. A system comprising: an integrated circuit (IC) die having a front surface on which a microprocessor is formed and a rear surface that is opposite to the front surface; a member to define at least one microchannel at the rear surface of the IC die, the microchannel to allow a coolant to flow therethrough; at least one thin film thermoelectric cooling (TFTEC) device in the at least one microchannel; and a chipset in communication with the microprocessor.
24. The system of claim 23, wherein the at least one TFTEC device is formed on the rear surface of the IC die.
25. The system of claim 24, wherein the member has a front side which faces the rear surface of the IC die, said front side of the member having at least one groove therein to define the at least one microchannel.
26. The system of claim 23, wherein the TFTEC device includes one of silicon germanium superlattice and beryllium telluride.
27. The system of claim 23, further comprising: a coolant circulation system to supply the coolant to the at least one microchannel.
28. The system of claim 27, further comprising: a drive circuit to supply electrical power to the at least one TFTEC device.
PCT/US2005/010177 2004-03-29 2005-03-25 Cooling an integrated circuit die with coolant flow in a microchannel and a thin film thermoelectric cooling device in the microchannel WO2005098940A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE112005000672.7T DE112005000672B4 (en) 2004-03-29 2005-03-25 Cooling an integrated circuit chip with cooling fluid in a microchannel and a thermoelectric thin film cooling device in the microchannel
CN2005800069580A CN1930681B (en) 2004-03-29 2005-03-25 Cooling an integrated circuit die with coolant flow in a microchannel and a thin film thermoelectric cooling device in the microchannel

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/811,597 2004-03-29
US10/811,597 US7633752B2 (en) 2004-03-29 2004-03-29 Cooling an integrated circuit die with coolant flow in a microchannel and a thin film thermoelectric cooling device in the microchannel

Publications (2)

Publication Number Publication Date
WO2005098940A2 true WO2005098940A2 (en) 2005-10-20
WO2005098940A3 WO2005098940A3 (en) 2005-12-08

Family

ID=34980087

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/010177 WO2005098940A2 (en) 2004-03-29 2005-03-25 Cooling an integrated circuit die with coolant flow in a microchannel and a thin film thermoelectric cooling device in the microchannel

Country Status (6)

Country Link
US (2) US7633752B2 (en)
KR (1) KR100970031B1 (en)
CN (1) CN1930681B (en)
DE (1) DE112005000672B4 (en)
TW (1) TWI259570B (en)
WO (1) WO2005098940A2 (en)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8464781B2 (en) * 2002-11-01 2013-06-18 Cooligy Inc. Cooling systems incorporating heat exchangers and thermoelectric layers
US7591302B1 (en) 2003-07-23 2009-09-22 Cooligy Inc. Pump and fan control concepts in a cooling system
US7622327B2 (en) * 2006-03-30 2009-11-24 Intel Corporation Covered devices in a semiconductor package
US8981548B2 (en) 2007-05-25 2015-03-17 Stats Chippac Ltd. Integrated circuit package system with relief
US7865751B2 (en) 2007-06-18 2011-01-04 Intel Corporation Microarchitecture controller for thin-film thermoelectric cooling
US8139371B2 (en) * 2007-07-30 2012-03-20 GM Global Technology Operations LLC Power electronics devices with integrated control circuitry
US7973433B2 (en) * 2007-07-30 2011-07-05 Nelson David F Power electronics devices with integrated gate drive circuitry
JP5733893B2 (en) * 2009-12-22 2015-06-10 新光電気工業株式会社 Electronic component equipment
US9063730B2 (en) 2010-12-20 2015-06-23 Intel Corporation Performing variation-aware profiling and dynamic core allocation for a many-core processor
US8867209B2 (en) * 2011-07-21 2014-10-21 International Business Machines Corporation Two-phase, water-based immersion-cooling apparatus with passive deionization
WO2013033654A1 (en) 2011-08-31 2013-03-07 De Rochemont L Pierre Fully integrated thermoelectric devices and their application to aerospace de-icing systems
WO2013065196A1 (en) 2011-11-04 2013-05-10 富士通株式会社 Microchannel cooling device, microchannel cooling system, and electronic instrument
FR2994289B1 (en) * 2012-08-03 2014-09-12 Commissariat Energie Atomique METHOD FOR LIMITING TEMPERATURE VARIATIONS OF AN ELECTRICAL COMPONENT
US8947873B2 (en) 2012-11-26 2015-02-03 International Business Machines Corporation Immersion-cooled and conduction-cooled electronic system
US9220184B2 (en) * 2013-03-15 2015-12-22 Hamilton Sundstrand Corporation Advanced cooling for power module switches
WO2015095356A1 (en) * 2013-12-17 2015-06-25 University Of Florida Research Foundation, Inc. Hierarchical hydrophilic/hydrophobic micro/nanostructures for pushing the limits of critical heat flux
US9263366B2 (en) * 2014-05-30 2016-02-16 International Business Machines Corporation Liquid cooling of semiconductor chips utilizing small scale structures
TWI563780B (en) * 2014-12-10 2016-12-21 Ind Tech Res Inst Power heat dissipation device and heat dissipation control method thereof
CN105188317A (en) * 2015-09-07 2015-12-23 上海交通大学 Active thermoelectric cooling system for electronic device in severe working conditions
TWI572272B (en) 2015-10-30 2017-02-21 財團法人工業技術研究院 Power heat dissipation device
RU2620732C1 (en) * 2016-06-27 2017-05-29 Федеральное государственное бюджетное учреждение науки Институт теплофизики им. С.С. Кутателадзе Сибирского отделения Российской академии наук (ИТ СО РАН) Wall adjacent drops fluid flows shaper in micro- and mini-channels
US11701653B2 (en) * 2017-10-18 2023-07-18 The Johns Hopkins University Microfluidic device with localized temperature control
WO2021016399A1 (en) * 2019-07-22 2021-01-28 Reza Monazami Thermal management device and system
US11640930B2 (en) * 2019-09-05 2023-05-02 Mediatek Inc. Semiconductor package having liquid-cooling lid
CN111640715B (en) * 2020-06-11 2023-09-29 常州大学 Ultra-thin micro heat pipe with micro-channel capillary structure and preparation method thereof
RU2755608C1 (en) * 2020-12-18 2021-09-17 Федеральное государственное автономное образовательное учреждение высшего образования "Новосибирский национальный исследовательский государственный университет" (Новосибирский государственный университет, НГУ) Method for cooling electronic equipment

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4894709A (en) * 1988-03-09 1990-01-16 Massachusetts Institute Of Technology Forced-convection, liquid-cooled, microchannel heat sinks
US5457342A (en) * 1994-03-30 1995-10-10 Herbst, Ii; Gerhardt G. Integrated circuit cooling apparatus
WO2002039241A2 (en) * 2000-11-13 2002-05-16 P21 - Power For The 21St Century Gmbh Electrical component
US6424533B1 (en) * 2000-06-29 2002-07-23 International Business Machines Corporation Thermoelectric-enhanced heat spreader for heat generating component of an electronic device
US20020174660A1 (en) * 2001-04-09 2002-11-28 Research Triangle Institute Thin-film thermoelectric cooling and heating devices for DNA genomic and proteomic chips, thermo-optical switching circuits, and IR tags
DE10313685A1 (en) * 2002-03-26 2003-10-09 Peter Prechtl Micro-reactor comprises individual layers that form layer stack having covering layer and channel layer, and inlet channel and outlet channel joined to micro-channels

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3232719A (en) * 1962-01-17 1966-02-01 Transitron Electronic Corp Thermoelectric bonding material
US4938280A (en) * 1988-11-07 1990-07-03 Clark William E Liquid-cooled, flat plate heat exchanger
US5345107A (en) * 1989-09-25 1994-09-06 Hitachi, Ltd. Cooling apparatus for electronic device
US5291064A (en) * 1991-04-16 1994-03-01 Nec Corporation Package structure for semiconductor device having a flexible wiring circuit member spaced from the package casing
US5239200A (en) * 1991-08-21 1993-08-24 International Business Machines Corporation Apparatus for cooling integrated circuit chips
JP2570605B2 (en) * 1993-11-15 1997-01-08 日本電気株式会社 Semiconductor device
JP2986381B2 (en) * 1994-08-16 1999-12-06 インターナショナル・ビジネス・マシーンズ・コーポレイション Electronic chip temperature control device and method
US5637921A (en) * 1995-04-21 1997-06-10 Sun Microsystems, Inc. Sub-ambient temperature electronic package
US5918469A (en) * 1996-01-11 1999-07-06 Silicon Thermal, Inc. Cooling system and method of cooling electronic devices
US6300150B1 (en) * 1997-03-31 2001-10-09 Research Triangle Institute Thin-film thermoelectric device and fabrication method of same
US5880524A (en) * 1997-05-05 1999-03-09 Intel Corporation Heat pipe lid for electronic packages
AU8751098A (en) * 1997-08-25 1999-03-16 Citizen Watch Co. Ltd. Thermoelectric device
US6121539A (en) * 1998-08-27 2000-09-19 International Business Machines Corporation Thermoelectric devices and methods for making the same
US6094919A (en) * 1999-01-04 2000-08-01 Intel Corporation Package with integrated thermoelectric module for cooling of integrated circuits
US6125921A (en) * 1999-03-16 2000-10-03 Chaun-Choung Industrial Corp. Radiator
JP3518434B2 (en) * 1999-08-11 2004-04-12 株式会社日立製作所 Multi-chip module cooling system
US6505468B2 (en) * 2000-03-21 2003-01-14 Research Triangle Institute Cascade cryogenic thermoelectric cooler for cryogenic and room temperature applications
DE60114200T2 (en) * 2000-07-06 2006-07-13 Phycomp Holding B.V. CERAMIC MULTILAYER CONDENSER NETWORK
US6365821B1 (en) * 2000-07-24 2002-04-02 Intel Corporation Thermoelectrically cooling electronic devices
US6317326B1 (en) * 2000-09-14 2001-11-13 Sun Microsystems, Inc. Integrated circuit device package and heat dissipation device
US6489551B2 (en) * 2000-11-30 2002-12-03 International Business Machines Corporation Electronic module with integrated thermoelectric cooling assembly
US7209951B2 (en) * 2001-03-20 2007-04-24 Bernel Goldberg Method and system for modifying the content of e-mail transmissions based on customization settings
US6410971B1 (en) * 2001-07-12 2002-06-25 Ferrotec (Usa) Corporation Thermoelectric module with thin film substrates
US6581388B2 (en) * 2001-11-27 2003-06-24 Sun Microsystems, Inc. Active temperature gradient reducer
US6606251B1 (en) * 2002-02-07 2003-08-12 Cooligy Inc. Power conditioning module
US7078803B2 (en) * 2002-09-27 2006-07-18 Isothermal Systems Research, Inc. Integrated circuit heat dissipation system
US7000684B2 (en) * 2002-11-01 2006-02-21 Cooligy, Inc. Method and apparatus for efficient vertical fluid delivery for cooling a heat producing device
US6711904B1 (en) * 2003-03-06 2004-03-30 Texas Instruments Incorporated Active thermal management of semiconductor devices
US6845622B2 (en) * 2003-03-27 2005-01-25 Intel Corporation Phase-change refrigeration apparatus with thermoelectric cooling element and methods
US6934154B2 (en) * 2003-03-31 2005-08-23 Intel Corporation Micro-channel heat exchangers and spreaders
US6804966B1 (en) * 2003-06-26 2004-10-19 International Business Machines Corporation Thermal dissipation assembly employing thermoelectric module with multiple arrays of thermoelectric elements of different densities
US6794760B1 (en) * 2003-09-05 2004-09-21 Intel Corporation Integrated circuit interconnect
US7029951B2 (en) * 2003-09-12 2006-04-18 International Business Machines Corporation Cooling system for a semiconductor device and method of fabricating same
US6919231B1 (en) * 2004-03-24 2005-07-19 Intel Corporation Methods of forming channels on an integrated circuit die and die cooling systems including such channels

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4894709A (en) * 1988-03-09 1990-01-16 Massachusetts Institute Of Technology Forced-convection, liquid-cooled, microchannel heat sinks
US5457342A (en) * 1994-03-30 1995-10-10 Herbst, Ii; Gerhardt G. Integrated circuit cooling apparatus
US6424533B1 (en) * 2000-06-29 2002-07-23 International Business Machines Corporation Thermoelectric-enhanced heat spreader for heat generating component of an electronic device
WO2002039241A2 (en) * 2000-11-13 2002-05-16 P21 - Power For The 21St Century Gmbh Electrical component
US20020174660A1 (en) * 2001-04-09 2002-11-28 Research Triangle Institute Thin-film thermoelectric cooling and heating devices for DNA genomic and proteomic chips, thermo-optical switching circuits, and IR tags
DE10313685A1 (en) * 2002-03-26 2003-10-09 Peter Prechtl Micro-reactor comprises individual layers that form layer stack having covering layer and channel layer, and inlet channel and outlet channel joined to micro-channels

Also Published As

Publication number Publication date
DE112005000672B4 (en) 2018-02-01
US7957137B2 (en) 2011-06-07
KR100970031B1 (en) 2010-07-16
DE112005000672T5 (en) 2008-02-28
KR20060123783A (en) 2006-12-04
US20050213301A1 (en) 2005-09-29
TWI259570B (en) 2006-08-01
WO2005098940A3 (en) 2005-12-08
US20100046167A1 (en) 2010-02-25
CN1930681B (en) 2011-04-27
CN1930681A (en) 2007-03-14
TW200537667A (en) 2005-11-16
US7633752B2 (en) 2009-12-15

Similar Documents

Publication Publication Date Title
US7957137B2 (en) Method for cooling an integrated circuit die with coolant flow in a microchannel and a thin film thermoelectric cooling device in the microchannel
US10727158B2 (en) Counter-flow expanding channels for enhanced two-phase heat removal
KR101119349B1 (en) Integrated circuit stack and its thermal management
JP5009085B2 (en) Semiconductor device
US9922962B2 (en) Cooling system for 3D IC
TWI482244B (en) Heat exchanger and semiconductor module
US7259965B2 (en) Integrated circuit coolant microchannel assembly with targeted channel configuration
US20060260793A1 (en) Thermal management of systems having localized regions of elevated heat flux
Zhang et al. 3-D stacked tier-specific microfluidic cooling for heterogeneous 3-D ICs
US8916960B2 (en) Semiconductor unit
CN1317760C (en) Semiconductor integrated circuit device and semiconductor integrated circuit chip thereof
US7193316B2 (en) Integrated circuit coolant microchannel with movable portion
US6940720B2 (en) Integrated circuit having a thermally shielded electric resistor trace
TWI509758B (en) Three-dimesional integrated circuit

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 200580006958.0

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 1120050006727

Country of ref document: DE

WWE Wipo information: entry into national phase

Ref document number: 1020067020172

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1020067020172

Country of ref document: KR

122 Ep: pct application non-entry in european phase
RET De translation (de og part 6b)

Ref document number: 112005000672

Country of ref document: DE

Date of ref document: 20080228

Kind code of ref document: P

REG Reference to national code

Ref country code: DE

Ref legal event code: 8607