WO2005043385A1 - Method and system for alternating instructions sets in a central processing unit - Google Patents

Method and system for alternating instructions sets in a central processing unit Download PDF

Info

Publication number
WO2005043385A1
WO2005043385A1 PCT/US2004/034730 US2004034730W WO2005043385A1 WO 2005043385 A1 WO2005043385 A1 WO 2005043385A1 US 2004034730 W US2004034730 W US 2004034730W WO 2005043385 A1 WO2005043385 A1 WO 2005043385A1
Authority
WO
WIPO (PCT)
Prior art keywords
fuse
central processing
processing unit
instruction set
value
Prior art date
Application number
PCT/US2004/034730
Other languages
French (fr)
Inventor
Igor Wojewoda
Joseph W. Triece
Original Assignee
Microchip Technology Incorporated
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Microchip Technology Incorporated filed Critical Microchip Technology Incorporated
Priority to EP04795838A priority Critical patent/EP1687713A1/en
Publication of WO2005043385A1 publication Critical patent/WO2005043385A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30189—Instruction operation extension or modification according to execution mode, e.g. mode flag
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30196—Instruction operation extension or modification using decoder, e.g. decoder per instruction set, adaptable or programmable decoders
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3818—Decoding for concurrent execution
    • G06F9/3822—Parallel decoding, e.g. parallel decode units

Definitions

  • the present invention relates generally to microprocessors. More specifically, the present invention is related to selectively identifying one or more instruction sets for implementation by a central processing unit.
  • Microcontroller units have been used in the manufacturing and electrical industries for many years. Microcontrollers are typically equipped with a central processing unit (“CPU”) and ancillary elements. As with all hardware based devices, however, once the device has been released to the market, some users find need for modifications to the instruction set of the CPU. Unfortunately, once the CPU has been embedded within the semiconductor, modifications to the semiconductor substrate, and hence the behavior of the device is not possible. There is, therefore, a need in the art for a CPU that can accommodate new instructions yet still operate with older instructions.
  • CPU central processing unit
  • the invention overcomes the above-identified problems as well as other shortcomings and deficiencies of existing technologies by providing a microcontroller that has a fuse setting that selects between alternate instruction sets.
  • a microcontroller that has a limited number of instructions that can be encoded as part of its opcode space, the ability to select between two or more instruction sets is desirable.
  • behavior of existing instructions has to be altered.
  • the CPU in order to facilitate backward compatibility with previously-developed code, the CPU must exhibit dual behavior: one or more targeted to the new instructions, and one targeted toward the legacy code. Additional instructions (in alternative sets) may be added.
  • instruction selection mechanisms can be arranged in parallel and/or series in order to broaden the selections possible to two or more instruction sets.
  • Figure 1 is a block diagram illustrating the configuration of a central processing unit with an instruction set selector according to the teachings of the present invention.
  • Figure 2 is a block diagram illustrating the configuration of a central processing unit with a fuse according to the teachings of the present invention.
  • Figure 3 is a flowchart illustrating a method of instruction set selection according to the teachings of the present invention.
  • Figure 4 is a flowchart illustrating another embodiment of the method of instruction set selection according to the teachings of the present invention.
  • a method, system and apparatus are provided for alternating instruction sets in central processing units.
  • a microcontroller is provided with a fuse setting that, depending upon that setting, determines which of multiple instruction sets will be processed by the central processing unit. By changing the fuse setting the characteristics of the central processing unit, and thus the microcontroller as a whole, can be changed.
  • the fuse settings can be changed so that one of two or more instruction sets can be chosen for implementation by the central processing unit. Alternatively, the fuse setting can be changed so that one or more subsets of a single instruction set can be executed, or disabled.
  • a second instruction set, or parts of a first instruction set are enabled for execution by the central processor unit can be accomplished in a variety of ways.
  • One example of switching is to use a fuse.
  • the fuse can be a flash- based fuse that can reside externally to the processor or be . embedded, ithin the processor.
  • the fuse can be set at the time of manufacture by, for example, burning away an element of the fuse, so that the processor exhibits different behaviors based on the fuse setting (and thus which instructions are executable). While a single fuse is depicted in the illustrative examples below, it will be understood that multiple fuses, or fuse equivalents, may be arranged in series and/or parallel to provide a richer array of choices of instructions, and thus behaviors for the same processor.
  • enhancements other than instructions may be implemented by setting (or unsetting) the fuse or fuses. While it is preferable that the fuse be programmable or configurable (via, for example, flashing), it is not necessary that the fuse be programmable in order to practice the invention.
  • the illustrative embodiment has two instruction sets. However, the present invention is capable of utilizing more than two instruction sets, or one or more parts of the same instruction set.
  • the special operating modes and RESET modes are configured using two registers, conveniently called "CONFIG4L” and "TCFG4L”.
  • a STVREN setting enables/disables the stack overflow/stack underflow reset. When set, the RESET due to stack overflow/underflow is enabled.
  • Table 1 illustrates the registers and their potential settings.
  • Configuration Register 4L CONFIG4L R/P-1 R/P-0 U-0 U-0 U-0 R/P-1 U-0 R/P-1 TCFG4L: R/W-1 R/W-1 U-0 U-0 U-0 R/W-1 U-0 ' R/W-1 BKBUG ENHCPU - - - LVP - STVREN bit 7 bit O
  • 'R' indicates a readable bit
  • 'W' indicates a writeable bit
  • 'P' indicates a programmable bit
  • 'U' indicates an unimplemented bit (but read as ⁇ 0')
  • 0 indicates that the bit is cleared
  • 'x' indicates the bit is unknown
  • a dash ('-') followed by a digit indicates the fuse, namely the factory programmed value register, and the value at test RESET.
  • the BKBUG is the background debugger enable bit.
  • the ENHCPU is the enhanced CPU enable bit. In other words, in this embodiment, the ENHCPU bit is the fuse that enables alternate (or enhanced) instructions to be executed by the processor.
  • LVP is the low voltage programming enable bit
  • STVREN is the stack overflow reset enable bit.
  • Each of the forgoing bits can be enabled or disabled by setting the bit to, for example, ' 1' or '0', respectively.
  • the LVP fuse enables/disables low- voltage programming selection.
  • low-voltage programming When set, low-voltage programming is enabled.
  • ISP In-circuit serial programming
  • PGM logic high on the program
  • ICP In-circuit serial programming
  • the parameter conveniently named "ENHCPU” enables/disables enhanced features of the CPU that are meant to be used with the C- compiler. Backwards compatibility is provided when the ENHCPU fuse is set to '0'.
  • the instruction set selector 104 may be positioned in any convenient location, either as part of the central processing unit (see Figure lb), or elsewhere on, for example, the motherboard (not shown).
  • Figure 2 illustrates another embodiment, wherein the instruction set selector is a fuse 204 that is external to the central processing unit 102.
  • the fuse 204 similar to the embodiment of Figure lb, may be embedded within the central processing unit 102. Although a fuse 204 is contemplated, other embodiments of the present invention are possible so long as the instruction set selector 104 is capable of changing the mode within the central processing unit.
  • Figure 3 illustrates a method of selecting an instruction set. The method begins generally at step 302.
  • the central processing unit 102 is given a set of one or more instructions.
  • step 304 determines of the fuse 204 is set. If the fuse 204 is set, then the central processing unit 102 uses the first instruction set in step 308. Otherwise, the central processing unit 102 uses the second instruction set in step 306. In either case, the instructions are executed and the method ends generally at step 310.
  • Figure 4 illustrates another embodiment of the method of selecting an instruction set. In this case, the result of the fuse 204 being set is opposite from the method illustrated in Figure 3. Referring to Figure 4, the method begins generally at step 402. The central processing unit 102 is given a set of one or more instructions. A check is made in step 404 to determine of the fuse 204 is set.
  • the central processing unit 102 uses the second instruction set in step 408. Otherwise, the central processing unit 102 uses the first instruction set in step 406. In either case, the instructions are executed and the method ends generally at step 410.
  • the invention therefore, is well adapted to carry out the objects and attain the ends and advantages mentioned, as well as others inherent therein. While the invention has been depicted, described, and is defined by reference to exemplary embodiments of the invention, such references do not imply a limitation on the invention, and no such limitation is to be inferred. The invention is capable of considerable modification, alternation, and equivalents in form and function, as will occur to those ordinarily skilled in the pertinent arts and having the benefit of this disclosure. The depicted and described embodiments of the invention are exemplary only, and are not exhaustive of the scope of the invention. Consequently, the invention is intended to be limited only by the spirit and scope of the appended claims, giving full cognizance to equivalents in all respects.

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

A method, system and apparatus are provided for alternating instruction sets in central processing units. A microcontroller is provided with a configuration mechanism, such as a fuse that, depending upon the setting, determines which of multiple instruction sets (or multiple parts of a single instruction set) can be processed by the central processing unit. By changing the fuse setting the characteristics of the central processing unit, and thus the microcontroller as a whole, can be changed.

Description

METHOD AND SYSTEM FOR ALTERNATING INSTRUCTIONS SETS IN A CENTRAL PROCESSING UNIT
Field of the Invention The present invention relates generally to microprocessors. More specifically, the present invention is related to selectively identifying one or more instruction sets for implementation by a central processing unit.
Background of the Invention Technology Microcontroller units ("MCU") have been used in the manufacturing and electrical industries for many years. Microcontrollers are typically equipped with a central processing unit ("CPU") and ancillary elements. As with all hardware based devices, however, once the device has been released to the market, some users find need for modifications to the instruction set of the CPU. Unfortunately, once the CPU has been embedded within the semiconductor, modifications to the semiconductor substrate, and hence the behavior of the device is not possible. There is, therefore, a need in the art for a CPU that can accommodate new instructions yet still operate with older instructions.
SUMMARY OF THE INVENTION The invention overcomes the above-identified problems as well as other shortcomings and deficiencies of existing technologies by providing a microcontroller that has a fuse setting that selects between alternate instruction sets. For microcontrollers that have a limited number of instructions that can be encoded as part of its opcode space, the ability to select between two or more instruction sets is desirable. In order to include new instructions that optimize C- compiler code compression, behavior of existing instructions has to be altered. However, in order to facilitate backward compatibility with previously-developed code, the CPU must exhibit dual behavior: one or more targeted to the new instructions, and one targeted toward the legacy code. Additional instructions (in alternative sets) may be added. Moreover, the instruction selection mechanisms can be arranged in parallel and/or series in order to broaden the selections possible to two or more instruction sets. Features and advantages of the invention will be apparent from the following description of the embodiments, given for the purpose of disclosure and taken in conjunction with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS A more complete understanding of the present disclosure and advantages thereof may be acquired by referring to the following description taken in conjunction with the accompanying drawings, wherein: Figure 1 is a block diagram illustrating the configuration of a central processing unit with an instruction set selector according to the teachings of the present invention. Figure 2 is a block diagram illustrating the configuration of a central processing unit with a fuse according to the teachings of the present invention. Figure 3 is a flowchart illustrating a method of instruction set selection according to the teachings of the present invention. Figure 4 is a flowchart illustrating another embodiment of the method of instruction set selection according to the teachings of the present invention. While the present invention is susceptible to various modifications and alternative forms, specific exemplary embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS A method, system and apparatus are provided for alternating instruction sets in central processing units. A microcontroller is provided with a fuse setting that, depending upon that setting, determines which of multiple instruction sets will be processed by the central processing unit. By changing the fuse setting the characteristics of the central processing unit, and thus the microcontroller as a whole, can be changed. The fuse settings can be changed so that one of two or more instruction sets can be chosen for implementation by the central processing unit. Alternatively, the fuse setting can be changed so that one or more subsets of a single instruction set can be executed, or disabled. Whether or not a second instruction set, or parts of a first instruction set, are enabled for execution by the central processor unit can be accomplished in a variety of ways. One example of switching is to use a fuse. The fuse can be a flash- based fuse that can reside externally to the processor or be . embedded, ithin the processor. Alternatively, the fuse can be set at the time of manufacture by, for example, burning away an element of the fuse, so that the processor exhibits different behaviors based on the fuse setting (and thus which instructions are executable). While a single fuse is depicted in the illustrative examples below, it will be understood that multiple fuses, or fuse equivalents, may be arranged in series and/or parallel to provide a richer array of choices of instructions, and thus behaviors for the same processor. In alternate embodiments, enhancements other than instructions may be implemented by setting (or unsetting) the fuse or fuses. While it is preferable that the fuse be programmable or configurable (via, for example, flashing), it is not necessary that the fuse be programmable in order to practice the invention. The illustrative embodiment has two instruction sets. However, the present invention is capable of utilizing more than two instruction sets, or one or more parts of the same instruction set. The special operating modes and RESET modes are configured using two registers, conveniently called "CONFIG4L" and "TCFG4L". A STVREN setting enables/disables the stack overflow/stack underflow reset. When set, the RESET due to stack overflow/underflow is enabled. When cleared, RESETs due to stack overflow/underflow are disabled. Table 1 illustrates the registers and their potential settings. Table 1: Configuration Register 4L CONFIG4L: R/P-1 R/P-0 U-0 U-0 U-0 R/P-1 U-0 R/P-1 TCFG4L: R/W-1 R/W-1 U-0 U-0 U-0 R/W-1 U-0 ' R/W-1 BKBUG ENHCPU - - - LVP - STVREN bit 7 bit O
In the table above, 'R' indicates a readable bit, 'W' indicates a writeable bit, 'P' indicates a programmable bit, 'U' indicates an unimplemented bit (but read as ς0'), 0 indicates that the bit is cleared, 'x' indicates the bit is unknown, and a dash ('-') followed by a digit indicates the fuse, namely the factory programmed value register, and the value at test RESET. The BKBUG is the background debugger enable bit. The ENHCPU is the enhanced CPU enable bit. In other words, in this embodiment, the ENHCPU bit is the fuse that enables alternate (or enhanced) instructions to be executed by the processor. LVP is the low voltage programming enable bit, and STVREN is the stack overflow reset enable bit. Each of the forgoing bits can be enabled or disabled by setting the bit to, for example, ' 1' or '0', respectively.
The selection of the instruction set can be accomplished in a variety of ways. In this illustrative embodiment, the LVP fuse enables/disables low- voltage programming selection. When set, low-voltage programming is enabled. In-circuit serial programming ("ICSP") mode may be entered with either high voltage on the VpP pin, or a logic high on the program ("PGM") pin. When cleared, low-voltage programming is disabled and the only means to enter test mode is with high voltage on the VPp pin; the PGM pin will be ignored. In this embodiment, the parameter conveniently named "ENHCPU" enables/disables enhanced features of the CPU that are meant to be used with the C- compiler. Backwards compatibility is provided when the ENHCPU fuse is set to '0'. In this embodiment, use of the C-compiler alternate coding is enabled when the ENHCPU fuse is set to '1'. Alternate embodiments may reverse the setting of the ENHCPU fuse (e.g., backwards compatibility is provided with the ENHCPU is set to
'1'). When the ENHCPU fuse is cleared, multiple instructions can be added to enhance the capabilities of the CPU. Some of the enhanced instructions can be, for example, CALLW, MOVSF, MOVSS, PUSHL, ADDLFSR, ADDULNK, SUBLFSR, and SUBULNK. Moreover, when the fuse is cleared, an addressing mode is added that limits the number of addresses using the access bit encode of an indexed address with literal offset. In alternate embodiments, when the ENHCPU fuse is cleared, a different instruction set may be implemented, or alternate addressing modes may be enabled/disabled. Figure la illustrates an embodiment of the invention disclosed herein. Specifically, the central processing unit 102 is operative with an instruction set selector 104 (e.g. the ENHCPU fuse). The instruction set selector 104 may be positioned in any convenient location, either as part of the central processing unit (see Figure lb), or elsewhere on, for example, the motherboard (not shown). Figure 2 illustrates another embodiment, wherein the instruction set selector is a fuse 204 that is external to the central processing unit 102. The fuse 204, similar to the embodiment of Figure lb, may be embedded within the central processing unit 102. Although a fuse 204 is contemplated, other embodiments of the present invention are possible so long as the instruction set selector 104 is capable of changing the mode within the central processing unit. Figure 3 illustrates a method of selecting an instruction set. The method begins generally at step 302. The central processing unit 102 is given a set of one or more instructions. The question is, under which instruction set are those instructions to be interpreted and executed? To answer that question, a check is made in step 304 to determine of the fuse 204 is set. If the fuse 204 is set, then the central processing unit 102 uses the first instruction set in step 308. Otherwise, the central processing unit 102 uses the second instruction set in step 306. In either case, the instructions are executed and the method ends generally at step 310. Figure 4 illustrates another embodiment of the method of selecting an instruction set. In this case, the result of the fuse 204 being set is opposite from the method illustrated in Figure 3. Referring to Figure 4, the method begins generally at step 402. The central processing unit 102 is given a set of one or more instructions. A check is made in step 404 to determine of the fuse 204 is set. If the fuse 204 is set, then the central processing unit 102 uses the second instruction set in step 408. Otherwise, the central processing unit 102 uses the first instruction set in step 406. In either case, the instructions are executed and the method ends generally at step 410. The invention, therefore, is well adapted to carry out the objects and attain the ends and advantages mentioned, as well as others inherent therein. While the invention has been depicted, described, and is defined by reference to exemplary embodiments of the invention, such references do not imply a limitation on the invention, and no such limitation is to be inferred. The invention is capable of considerable modification, alternation, and equivalents in form and function, as will occur to those ordinarily skilled in the pertinent arts and having the benefit of this disclosure. The depicted and described embodiments of the invention are exemplary only, and are not exhaustive of the scope of the invention. Consequently, the invention is intended to be limited only by the spirit and scope of the appended claims, giving full cognizance to equivalents in all respects.

Claims

CLAIMSWhat is claimed is:
1. A system for selecting between a first instruction set and a second instruction set for a central processing unit comprising: a fuse, said fuse operative with said central processing unit; wherein when said fuse is set to a first value, said central processing unit implements said first instruction set, and when said fuse is set to a second value, said central processing unit implements said second instruction set.
2. The system of claim 1 , wherein the first value is ' 1 ' .
3. The system of claim 1 , wherein the second value is ' 1 ' .
4. The system of claim 1 , wherein the first value is '0' .
5. The system of claim 1 , wherein the second value is '0' .
6. A method comprising: deteraiining if a fuse is set; and if the fuse is set, then interpreting an instruction according to a first instruction set, otherwise, interpreting the instruction according to a second instruction set.
7. The method of claim 6, wherein the fuse is set with a value of ' 1 ' .
8. The method of claim 6, wherein the fuse is set with a value of '0'.
9. A system for selecting between a instruction set having two or more subsets for a central processing unit comprising: a fuse, said fuse operative with said central processing unit; wherein when said fuse is set to a first value, said central processing unit implements a first set of the two or more subsets of the instruction set, and when the fuse is set to a second value, the central processing unit implements a second set of the two or more subsets of the instruction set.
10. The system of claim 9, wherein the first value is ' 1 ' .
11. The system of claim 9 , wherein the second value is ' 1' .
12. The system of claim 9, wherein the first value is '0' .
13. The system of claim 9, wherein the second value is '0' .
PCT/US2004/034730 2003-10-24 2004-10-20 Method and system for alternating instructions sets in a central processing unit WO2005043385A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP04795838A EP1687713A1 (en) 2003-10-24 2004-10-20 Method and system for alternating instructions sets in a central processing unit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US51427103P 2003-10-24 2003-10-24
US60/514,271 2003-10-24

Publications (1)

Publication Number Publication Date
WO2005043385A1 true WO2005043385A1 (en) 2005-05-12

Family

ID=34549323

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2004/034730 WO2005043385A1 (en) 2003-10-24 2004-10-20 Method and system for alternating instructions sets in a central processing unit

Country Status (6)

Country Link
US (1) US20050091474A1 (en)
EP (1) EP1687713A1 (en)
KR (1) KR20060125740A (en)
CN (1) CN1871580A (en)
TW (1) TW200521858A (en)
WO (1) WO2005043385A1 (en)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006179124A (en) * 2004-12-22 2006-07-06 Renesas Technology Corp Semiconductor memory
US7975131B2 (en) * 2005-12-23 2011-07-05 Koninklijke Kpn N.V. Processor lock
US20090031108A1 (en) * 2007-07-24 2009-01-29 Via Technologies Configurable fuse mechanism for implementing microcode patches
US20090031110A1 (en) * 2007-07-24 2009-01-29 Via Technologies Microcode patch expansion mechanism
US20090031121A1 (en) * 2007-07-24 2009-01-29 Via Technologies Apparatus and method for real-time microcode patch
US20090031090A1 (en) * 2007-07-24 2009-01-29 Via Technologies Apparatus and method for fast one-to-many microcode patch
US20090031109A1 (en) * 2007-07-24 2009-01-29 Via Technologies Apparatus and method for fast microcode patch from memory
US20090031103A1 (en) * 2007-07-24 2009-01-29 Via Technologies Mechanism for implementing a microcode patch during fabrication
US20090031107A1 (en) * 2007-07-24 2009-01-29 Via Technologies On-chip memory providing for microcode patch overlay and constant update functions
US9274796B2 (en) 2009-05-11 2016-03-01 Arm Finance Overseas Limited Variable register and immediate field encoding in an instruction set architecture
US8880857B2 (en) 2011-04-07 2014-11-04 Via Technologies, Inc. Conditional ALU instruction pre-shift-generated carry flag propagation between microinstructions in read-port limited register file microprocessor
US8880851B2 (en) 2011-04-07 2014-11-04 Via Technologies, Inc. Microprocessor that performs X86 ISA and arm ISA machine language program instructions by hardware translation into microinstructions executed by common execution pipeline
US9645822B2 (en) 2011-04-07 2017-05-09 Via Technologies, Inc Conditional store instructions in an out-of-order execution microprocessor
US9176733B2 (en) 2011-04-07 2015-11-03 Via Technologies, Inc. Load multiple and store multiple instructions in a microprocessor that emulates banked registers
US9146742B2 (en) 2011-04-07 2015-09-29 Via Technologies, Inc. Heterogeneous ISA microprocessor that preserves non-ISA-specific configuration state when reset to different ISA
US9043580B2 (en) 2011-04-07 2015-05-26 Via Technologies, Inc. Accessing model specific registers (MSR) with different sets of distinct microinstructions for instructions of different instruction set architecture (ISA)
US9032189B2 (en) 2011-04-07 2015-05-12 Via Technologies, Inc. Efficient conditional ALU instruction in read-port limited register file microprocessor
US9244686B2 (en) 2011-04-07 2016-01-26 Via Technologies, Inc. Microprocessor that translates conditional load/store instructions into variable number of microinstructions
US9128701B2 (en) 2011-04-07 2015-09-08 Via Technologies, Inc. Generating constant for microinstructions from modified immediate field during instruction translation
US9141389B2 (en) 2011-04-07 2015-09-22 Via Technologies, Inc. Heterogeneous ISA microprocessor with shared hardware ISA registers
US9292470B2 (en) 2011-04-07 2016-03-22 Via Technologies, Inc. Microprocessor that enables ARM ISA program to access 64-bit general purpose registers written by x86 ISA program
US8924695B2 (en) 2011-04-07 2014-12-30 Via Technologies, Inc. Conditional ALU instruction condition satisfaction propagation between microinstructions in read-port limited register file microprocessor
US9378019B2 (en) 2011-04-07 2016-06-28 Via Technologies, Inc. Conditional load instructions in an out-of-order execution microprocessor
US9336180B2 (en) 2011-04-07 2016-05-10 Via Technologies, Inc. Microprocessor that makes 64-bit general purpose registers available in MSR address space while operating in non-64-bit mode
US9274795B2 (en) 2011-04-07 2016-03-01 Via Technologies, Inc. Conditional non-branch instruction prediction
US9898291B2 (en) 2011-04-07 2018-02-20 Via Technologies, Inc. Microprocessor with arm and X86 instruction length decoders
US9317288B2 (en) 2011-04-07 2016-04-19 Via Technologies, Inc. Multi-core microprocessor that performs x86 ISA and ARM ISA machine language program instructions by hardware translation into microinstructions executed by common execution pipeline
CN111209186A (en) * 2019-12-25 2020-05-29 上海亮牛半导体科技有限公司 Protection structure of MCU user program code and fusing test method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2289353A (en) * 1994-05-03 1995-11-15 Advanced Risc Mach Ltd Data processing with multiple instruction sets.
US5758115A (en) * 1994-06-10 1998-05-26 Advanced Risc Machines Limited Interoperability with multiple instruction sets
US6076155A (en) * 1995-10-24 2000-06-13 S3 Incorporated Shared register architecture for a dual-instruction-set CPU to facilitate data exchange between the instruction sets

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2289353A (en) * 1994-05-03 1995-11-15 Advanced Risc Mach Ltd Data processing with multiple instruction sets.
US5758115A (en) * 1994-06-10 1998-05-26 Advanced Risc Machines Limited Interoperability with multiple instruction sets
US6076155A (en) * 1995-10-24 2000-06-13 S3 Incorporated Shared register architecture for a dual-instruction-set CPU to facilitate data exchange between the instruction sets

Also Published As

Publication number Publication date
CN1871580A (en) 2006-11-29
EP1687713A1 (en) 2006-08-09
US20050091474A1 (en) 2005-04-28
TW200521858A (en) 2005-07-01
KR20060125740A (en) 2006-12-06

Similar Documents

Publication Publication Date Title
EP1687713A1 (en) Method and system for alternating instructions sets in a central processing unit
EP0967723A2 (en) Programmable pin designation for semiconductor devices
US20090296511A1 (en) Microprocessor with program-accessible re-writable non-volatile state embodied in blowable fuses of the microprocessor
US7996667B2 (en) System with at least two BIOS memories for starting the system
CN106415524B (en) Apparatus and method for assigning device pin functionality to a multiprocessor core device
US20030014688A1 (en) Nonvolatile memory unit comprising a control circuit and a plurality of partially defective flash memory devices
EP0084247B1 (en) Operation mode setting circuitry for microprocessor
US7265535B2 (en) Circuit configuration for providing of a diagnostic signal for a power switching device
US6078548A (en) CPU capable of modifying built-in program codes thereof and method for the same
US4646269A (en) Multiple programmable initialize words in a programmable read only memory
TWI241522B (en) Computer equipment
US9104426B2 (en) Processor architecture for processing variable length instruction words
US20110103540A1 (en) Multiple base counter representation
US7408823B2 (en) Semiconductor device and method thereof
US7076643B2 (en) Method and apparatus for providing revision identification numbers
EP0843253B1 (en) A method for reducing the number of bits needed for the representation of constant values in a data processing device
US6801995B1 (en) Method for optimally encoding a set of instruction codes for a digital processor having a plurality of instruction selectable resource types and an associated optimized set of instruction codes
EP3323039B1 (en) A method for enlarging data memory in an existing microprocessor architecture with limited memory addressing
CN107590089B (en) Method for controlling PCI-E channel by basic input and output system
US20050172108A1 (en) Device and method of switching registers to be accessed by changing operating modes in a processor
TW201723808A (en) Modifying behaviour of a data processing unit
Wharton Using the Intel MCS-51 Boolean Processing Capabilities
KR100219529B1 (en) Micro controller
US7571260B2 (en) CPU address decoding with multiple target resources
US20080140986A1 (en) Method for accessing target register of registers and apparatus thereof

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200480031140.X

Country of ref document: CN

AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1020067008965

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2004795838

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2004795838

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020067008965

Country of ref document: KR