WO2004102592B1 - Capacitor constructions, and their methods of forming - Google Patents

Capacitor constructions, and their methods of forming

Info

Publication number
WO2004102592B1
WO2004102592B1 PCT/US2004/013963 US2004013963W WO2004102592B1 WO 2004102592 B1 WO2004102592 B1 WO 2004102592B1 US 2004013963 W US2004013963 W US 2004013963W WO 2004102592 B1 WO2004102592 B1 WO 2004102592B1
Authority
WO
WIPO (PCT)
Prior art keywords
intermediate layer
electrically conductive
conductive material
forming
over
Prior art date
Application number
PCT/US2004/013963
Other languages
French (fr)
Other versions
WO2004102592A2 (en
WO2004102592A3 (en
Inventor
Cem Basceri
F Daniel Gealy
Gurtej S Sandhu
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to JP2006514294A priority Critical patent/JP4157966B2/en
Priority to EP04751377A priority patent/EP1623453A2/en
Publication of WO2004102592A2 publication Critical patent/WO2004102592A2/en
Publication of WO2004102592A3 publication Critical patent/WO2004102592A3/en
Publication of WO2004102592B1 publication Critical patent/WO2004102592B1/en

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B99/00Subject matter not provided for in other groups of this subclass
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/55Capacitors with a dielectric comprising a perovskite structure material
    • H01L28/57Capacitors with a dielectric comprising a perovskite structure material comprising a barrier layer to prevent diffusion of hydrogen or oxygen
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • H10B12/033Making the capacitor or connections thereto the capacitor extending over the transistor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • H10B12/033Making the capacitor or connections thereto the capacitor extending over the transistor
    • H10B12/0335Making a connection between the transistor and the capacitor, e.g. plug

Abstract

The invention includes methods in which metal oxide dielectric materials (50) are deposited over barrier layers (48). The barrier layers can comprise compositions of metal and one or more of carbon, boron and nitrogen, and the metal oxide of the dielectric material can comprise the same metal as the barrier layer. The dielectric material/barrier layer constructions can be incorporated into capacitors. The capacitors can be used in, for example, DRAM cells, which in turn can be used in electronic systems.

Claims

AMENDED CLAIMS [received by the International Bureau on 20 December 2004 (20.12.04), original claims 1 to 48, 50 to 58, 60 to 62, 64 to 67, 69 to 74 and 76 to 79 cancelled; original claim 49, 59, 63, 68 and 75(3 pages)] The invention claimed is: 1-48 (cancelled).
49. A method of forming a capacitor construction, comprising: providing a semiconductor substrate; forming a first electrically conductive material over the semiconductor substrate; forming an intermediate layer over the first electrically conductive material; the intermediate layer consisting essentially of aluminum carbide; depositing a dielectric layer directly against the intermediate layer, the dielectric layer predominantly comprising a composition of aluminum and oxygen; and forming a second electrically conductive material over the dielectric layer; the second electrically conductive material being capacitively connected with the first electrically conductive material.
50-58 (cancelled).
59. A method of forming a capacitor construction, comprising: providing a semiconductor substrate; forming a first electrically conductive material over the semiconductor substrate; forming a first intermediate layer over the first electrically conductive material, the first intermediate layer consisting essentially of aluminum carbide; depositing a dielectric layer directly against the first intermediate layer, the dielectric layer predominantly comprising a composition of aluminum and oxygen; forming a second intermediate layer over the dielectric layer, the second intermediate layer consisting essentially of aluminum carbide; and forming a second electrically conductive material over the second intermediate layer; the second electrically conductive material being capacitively connected with the first electrically conductive material.
60-62 (cancelled).
63. A method of forming a capacitor construction, comprising: providing a semiconductor substrate; forming a first electrically conductive material over the semiconductor substrate; forming a first intermediate layer over the first electrically conductive material, the first intermediate layer consisting essentially of a lanthanide metal carbide; depositing a dielectric layer directly against the first intermediate layer, the dielectric layer predominantly comprising a composition of the lanthanide metal and oxygen; forming a second intermediate layer over the dielectric layer, the second intermediate layer consisting essentially of the lanthanide metal carbide; and forming a second electrically conductive material over the second intermediate layer; the second electrically conductive material being capacitively connected with the first electrically conductive material.
64-67 (cancelled).
68. A capacitor construction, comprising: a first electrically conductive material; a first intermediate layer over the first electrically conductive material, the first intermediate layer consisting of aluminum carbide; a dielectric material over and directly against the first intermediate layer, the dielectric material consisting of aluminum oxide; a second intermediate layer over the dielectric material, the second intermediate layer consisting of aluminum carbide; and a second electrically conductive material over the second intermediate layer; the second electrically conductive material being capacitively connected with the first electrically conductive material.
69-74 (cancelled).
75. A capacitor construction, comprising: a first electrically conductive material; a first intermediate layer over the first electrically conductive material, the first intermediate layer consisting essentially of aluminum carbide; a dielectric material over and directly against the first intermediate layer, the dielectric material predominantly comprising a composition of aluminum and oxygen; a second intermediate layer over the dielectric material, the second intermediate layer consisting essentially of aluminum carbide; and a second electrically conductive material over the second intermediate layer; the second electrically conductive material being capacitively connected with the first electrically conductive material.
76-79 (cancelled).
PCT/US2004/013963 2003-05-09 2004-05-04 Capacitor constructions, and their methods of forming WO2004102592A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2006514294A JP4157966B2 (en) 2003-05-09 2004-05-04 Capacitor structure, method for manufacturing capacitor structure, and method for manufacturing structure including dielectric material
EP04751377A EP1623453A2 (en) 2003-05-09 2004-05-04 Capacitor constructions, and their methods of forming

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/435,103 US6812110B1 (en) 2003-05-09 2003-05-09 Methods of forming capacitor constructions, and methods of forming constructions comprising dielectric materials
US10/435,103 2003-05-09

Publications (3)

Publication Number Publication Date
WO2004102592A2 WO2004102592A2 (en) 2004-11-25
WO2004102592A3 WO2004102592A3 (en) 2005-01-20
WO2004102592B1 true WO2004102592B1 (en) 2005-03-10

Family

ID=33299562

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2004/013963 WO2004102592A2 (en) 2003-05-09 2004-05-04 Capacitor constructions, and their methods of forming

Country Status (7)

Country Link
US (3) US6812110B1 (en)
EP (1) EP1623453A2 (en)
JP (1) JP4157966B2 (en)
KR (1) KR100678012B1 (en)
CN (1) CN100424818C (en)
TW (1) TWI298926B (en)
WO (1) WO2004102592A2 (en)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6551893B1 (en) * 2001-11-27 2003-04-22 Micron Technology, Inc. Atomic layer deposition of capacitor dielectric
US7160577B2 (en) 2002-05-02 2007-01-09 Micron Technology, Inc. Methods for atomic-layer deposition of aluminum oxides in integrated circuits
FR2844810B1 (en) * 2002-09-24 2004-11-05 Pechiney Rhenalu REFINED ALUMINUM SHEET OR STRIP FOR ELECTROLYTIC CAPACITORS
KR100604672B1 (en) 2004-06-30 2006-07-31 주식회사 하이닉스반도체 CAPACITOR WITH HfN AND METHOD FOR FABRICATING THE SAME
DE102004056654A1 (en) * 2004-11-24 2005-12-08 Infineon Technologies Ag Capacitative element is formed by producing a substrate, forming a structured cover layer on top with at least one trough, applying etch resistant material and precipitating electrode layers
US7927948B2 (en) 2005-07-20 2011-04-19 Micron Technology, Inc. Devices with nanocrystals and methods of formation
US8110469B2 (en) 2005-08-30 2012-02-07 Micron Technology, Inc. Graded dielectric layers
JP2007081265A (en) * 2005-09-16 2007-03-29 Matsushita Electric Ind Co Ltd Semiconductor device and manufacturing method therefor
US7857193B2 (en) * 2005-11-23 2010-12-28 Babcock & Wilcox Technical Services Y-12, Llc Method of forming and assembly of parts
JP2007157829A (en) * 2005-12-01 2007-06-21 Matsushita Electric Ind Co Ltd Semiconductor device
US7892964B2 (en) * 2007-02-14 2011-02-22 Micron Technology, Inc. Vapor deposition methods for forming a metal-containing layer on a substrate
US7977798B2 (en) 2007-07-26 2011-07-12 Infineon Technologies Ag Integrated circuit having a semiconductor substrate with a barrier layer
US7700469B2 (en) * 2008-02-26 2010-04-20 Micron Technology, Inc. Methods of forming semiconductor constructions
US20100332493A1 (en) * 2009-06-25 2010-12-30 Yahoo! Inc. Semantic search extensions for web search engines
KR20110064269A (en) * 2009-12-07 2011-06-15 삼성전자주식회사 Semiconductor device and method of fabricating the same, and semiconductor module, electronic circuit board and electronic system including the same
JP6676370B2 (en) * 2015-12-25 2020-04-08 新光電気工業株式会社 Wiring board and method of manufacturing wiring board
US10741442B2 (en) * 2018-05-31 2020-08-11 Taiwan Semiconductor Manufacturing Company, Ltd. Barrier layer formation for conductive feature
US11031542B2 (en) 2019-05-02 2021-06-08 International Business Machines Corporation Contact via with pillar of alternating layers
KR20210085161A (en) 2019-12-30 2021-07-08 삼성전자주식회사 Capacitor structure, method of manufacturing the same, semiconductor device including the capacitor structure and method of manufacturing the same

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3988824A (en) * 1972-05-22 1976-11-02 Hewlett-Packard Company Method for manufacturing thin film circuits
US4464701A (en) * 1983-08-29 1984-08-07 International Business Machines Corporation Process for making high dielectric constant nitride based materials and devices using the same
EP0175988A2 (en) * 1984-09-24 1986-04-02 Allied Corporation Process of manufacturing capacitive devices and capacitive devices manufactured by the process
US5471721A (en) * 1993-02-23 1995-12-05 Research Corporation Technologies, Inc. Method for making monolithic prestressed ceramic devices
EP0634756B1 (en) * 1993-07-16 1998-09-30 Kabushiki Kaisha Toshiba Metal oxide resistor, power resistor, and power circuit breaker
US5508881A (en) * 1994-02-01 1996-04-16 Quality Microcircuits Corporation Capacitors and interconnect lines for use with integrated circuits
US5438023A (en) 1994-03-11 1995-08-01 Ramtron International Corporation Passivation method and structure for a ferroelectric integrated circuit using hard ceramic materials or the like
US5621607A (en) * 1994-10-07 1997-04-15 Maxwell Laboratories, Inc. High performance double layer capacitors including aluminum carbon composite electrodes
DE69638288D1 (en) * 1995-07-13 2010-12-30 Az Electronic Materials Usa COMPOSITION AND METHOD FOR THE PRODUCTION OF CERAMIC MATERIALS
US6077774A (en) 1996-03-29 2000-06-20 Texas Instruments Incorporated Method of forming ultra-thin and conformal diffusion barriers encapsulating copper
US5838530A (en) 1996-07-22 1998-11-17 Zhang; Guobiao Applications of protective ceramics
EP0862203A1 (en) 1997-01-31 1998-09-02 Texas Instruments Incorporated Method for fabricating a semiconductor memory capacitor
US6346741B1 (en) * 1997-11-20 2002-02-12 Advanced Technology Materials, Inc. Compositions and structures for chemical mechanical polishing of FeRAM capacitors and method of fabricating FeRAM capacitors using same
US6153872A (en) * 1998-01-09 2000-11-28 Florida International University For And On Behalf Of The Board Of Regents Optoelectronic devices in which a resonance between optical fields and tunneling electrons is used to modulate the flow of said electrons
US6111285A (en) 1998-03-17 2000-08-29 Micron Technology, Inc. Boride electrodes and barriers for cell dielectrics
US6737696B1 (en) 1998-06-03 2004-05-18 Micron Technology, Inc. DRAM capacitor formulation using a double-sided electrode
US6107136A (en) 1998-08-17 2000-08-22 Motorola Inc. Method for forming a capacitor structure
US6972436B2 (en) * 1998-08-28 2005-12-06 Cree, Inc. High voltage, high temperature capacitor and interconnection structures
US6340827B1 (en) 1999-01-13 2002-01-22 Agere Systems Guardian Corp. Diffusion barrier for use with high dielectric constant materials and electronic devices incorporating same
US6387748B1 (en) 1999-02-16 2002-05-14 Micron Technology, Inc. Semiconductor circuit constructions, capacitor constructions, and methods of forming semiconductor circuit constructions and capacitor constructions
JP2000252017A (en) 1999-02-25 2000-09-14 Fujitsu Takamisawa Component Ltd Connector structure
JP3851752B2 (en) * 2000-03-27 2006-11-29 株式会社東芝 Manufacturing method of semiconductor device
DE10015828A1 (en) * 2000-03-30 2001-10-11 Voith Paper Patent Gmbh Machine for the production of plaster cardboard, couches the side of the underlay with the higher content of fine matter against the side of the intermediate layer with the lower fine matter content, for peeling without damage
US6660660B2 (en) 2000-10-10 2003-12-09 Asm International, Nv. Methods for making a dielectric stack in an integrated circuit
US7192827B2 (en) 2001-01-05 2007-03-20 Micron Technology, Inc. Methods of forming capacitor structures
KR100408742B1 (en) * 2001-05-10 2003-12-11 삼성전자주식회사 Capacitor in integrated circuits device and method therefor
US6461914B1 (en) 2001-08-29 2002-10-08 Motorola, Inc. Process for making a MIM capacitor
EP1294021A1 (en) * 2001-08-31 2003-03-19 Infineon Technologies AG Capacitor device for a semiconductor circuit arrangement and method for making the same
JP2003173929A (en) * 2001-09-26 2003-06-20 Mitsui Mining & Smelting Co Ltd Laminated board for forming capacitor layer and its manufacturing method
JP4010819B2 (en) * 2002-02-04 2007-11-21 Necエレクトロニクス株式会社 Manufacturing method of semiconductor device
US7164165B2 (en) * 2002-05-16 2007-01-16 Micron Technology, Inc. MIS capacitor
KR100970517B1 (en) 2002-07-31 2010-07-16 엔엑스피 비 브이 Data processing circuit

Also Published As

Publication number Publication date
EP1623453A2 (en) 2006-02-08
KR20060009003A (en) 2006-01-27
JP4157966B2 (en) 2008-10-01
TWI298926B (en) 2008-07-11
US20040224466A1 (en) 2004-11-11
TW200503157A (en) 2005-01-16
CN100424818C (en) 2008-10-08
KR100678012B1 (en) 2007-02-02
WO2004102592A2 (en) 2004-11-25
US7323737B2 (en) 2008-01-29
US6812110B1 (en) 2004-11-02
CN1820352A (en) 2006-08-16
WO2004102592A3 (en) 2005-01-20
JP2006526291A (en) 2006-11-16
US20070026601A1 (en) 2007-02-01
US7129535B2 (en) 2006-10-31
US20040224467A1 (en) 2004-11-11

Similar Documents

Publication Publication Date Title
WO2004102592B1 (en) Capacitor constructions, and their methods of forming
EP0880167A3 (en) Capacitor comprising improved ta0x-based dielectric
CN1134800C (en) Electronic component
Djurfors et al. Electrochemical oxidation of Mn/MnO films: formation of an electrochemical capacitor
AU5346799A (en) Ruthenium silicide diffusion barrier layers and methods of forming same
WO2001095376A3 (en) Methods for forming rough ruthenium-containing layers and structures/methods using same
CA2345764A1 (en) Capacitance-coupled high dielectric constant embedded capacitors
US8861179B2 (en) Capacitors having dielectric regions that include multiple metal oxide-comprising materials
CA1331279C (en) Magnesium titanate ceramic and dual dielectric substrate using same
JPH113834A (en) Multilayer ceramic capacitor and its manufacture
WO2006078815A3 (en) Single mask mim capacitor and resistor with in trench copper drift barrier
EP1391441A3 (en) Multi layer ceramic chip capacitor
Zhao et al. Giant dielectric phenomenon of Ba0. 5Sr0. 5TiO3/CaCu3Ti4O12 multilayers due to interfacial polarization for capacitor applications
US20050276001A1 (en) Multilayer chip varistor
CA2403897A1 (en) Surface treated electrically conductive metal element and method of forming same
MY128378A (en) Multilayer ceramic capacitor and method for the manufacture thereof
JP3033972B2 (en) Alumina multilayer wiring board and method of manufacturing the same
EP1230653B1 (en) Dielectric composition, method of manufacturing a ceramic multilayer element, and electronic device.
US8236372B2 (en) Methods of forming capacitors having dielectric regions that include multiple metal oxide-comprising materials
EP1039486A3 (en) Laminated chip type varistor
EP0977283A3 (en) Substrate materials for oxide superconductors
US7224573B2 (en) Capacitor having a dielectric ceramic layer
US7149073B2 (en) Electroceramic component
WO2002058145A3 (en) Layered dielectric nanoporous materials and methods of producing same
US20040245602A1 (en) Method of fabricating metal-insulator-metal capacitor (MIM) using lanthanide-doped HfO2

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200480019569.7

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
B Later publication of amended claims

Effective date: 20041220

DPEN Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed from 20040101)
REEP Request for entry into the european phase

Ref document number: 2004751377

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2004751377

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020057021178

Country of ref document: KR

Ref document number: 2006514294

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 1020057021178

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2004751377

Country of ref document: EP