WO2004075469A2 - Joint, adaptive control of equalization, synchronization, and gain in a digital communications receiver - Google Patents

Joint, adaptive control of equalization, synchronization, and gain in a digital communications receiver Download PDF

Info

Publication number
WO2004075469A2
WO2004075469A2 PCT/US2004/004887 US2004004887W WO2004075469A2 WO 2004075469 A2 WO2004075469 A2 WO 2004075469A2 US 2004004887 W US2004004887 W US 2004004887W WO 2004075469 A2 WO2004075469 A2 WO 2004075469A2
Authority
WO
WIPO (PCT)
Prior art keywords
signal
block
control
equalizer
phase
Prior art date
Application number
PCT/US2004/004887
Other languages
French (fr)
Other versions
WO2004075469A3 (en
Inventor
Thomas J. Endres
Christopher D. Long
Rory Fagan
Wonzoo Chung
Original Assignee
Dotcast Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dotcast Inc. filed Critical Dotcast Inc.
Publication of WO2004075469A2 publication Critical patent/WO2004075469A2/en
Publication of WO2004075469A3 publication Critical patent/WO2004075469A3/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L25/03012Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • H04L25/03057Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a recursive structure
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03GCONTROL OF AMPLIFICATION
    • H03G3/00Gain control in amplifiers or frequency changers without distortion of the input signal
    • H03G3/20Automatic control
    • H03G3/30Automatic control in amplifiers having semiconductor devices
    • H03G3/3052Automatic control in amplifiers having semiconductor devices in bandpass amplifiers (H.F. or I.F.) or in frequency-changers used in a (super)heterodyne receiver
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03GCONTROL OF AMPLIFICATION
    • H03G3/00Gain control in amplifiers or frequency changers without distortion of the input signal
    • H03G3/20Automatic control
    • H03G3/30Automatic control in amplifiers having semiconductor devices
    • H03G3/3089Control of digital or coded signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/32Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/38Demodulator circuits; Receiver circuits
    • H04L27/3809Amplitude regulation arrangements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0079Receiver details
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/027Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
    • H04L7/0278Band edge detection
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/50All digital phase-locked loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0024Carrier regulation at the receiver end
    • H04L2027/0026Correction of carrier offset
    • H04L2027/0032Correction of carrier offset at baseband and passband
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0024Carrier regulation at the receiver end
    • H04L2027/0026Correction of carrier offset
    • H04L2027/0036Correction of carrier offset using a recovered symbol clock
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0024Carrier regulation at the receiver end
    • H04L2027/0026Correction of carrier offset
    • H04L2027/0038Correction of carrier offset using an equaliser
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0044Control loops for carrier regulation
    • H04L2027/0053Closed loops
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0044Control loops for carrier regulation
    • H04L2027/0053Closed loops
    • H04L2027/0055Closed loops single phase
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0044Control loops for carrier regulation
    • H04L2027/0063Elements of loops
    • H04L2027/0065Frequency error detectors
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0044Control loops for carrier regulation
    • H04L2027/0063Elements of loops
    • H04L2027/0067Phase error detectors
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0044Control loops for carrier regulation
    • H04L2027/0063Elements of loops
    • H04L2027/0069Loop filters
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0016Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/002Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation
    • H04L7/0029Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation interpolation of received data signal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0054Detection of the synchronisation error by features other than the received signal transition
    • H04L7/0062Detection of the synchronisation error by features other than the received signal transition detection of error based on data decision error, e.g. Mueller type detection

Definitions

  • the present invention relates to the control of functions in a communications receiver that govern physical layer operations of equalization, synchronization (carrier frequency and phase, and timing recovery), and automatic gain control. These functions are controlled from a central signal processing and logic block to achieve robust, autonomous receiver operation.
  • a source generates digital information, such as data, audio, or video, that is to be transmitted to multiple receivers.
  • the digital information bits are divided into blocks that define a discrete alphabet of symbols. These symbols are used to modulate a radio frequency (RF) carrier's frequency, amplitude and/or phase.
  • RF radio frequency
  • a quadrature oscillator can be used to modulate the symbols onto the amplitude and phase of the RF carrier, and the signaling is refen-ed to as Quadrature Amplitude Modulation (QAM).
  • QAM Quadrature Amplitude Modulation
  • the time between adjacent symbols is refen-ed to as the baud (or symbol) period, and inverse as baud (or symbol) rate.
  • the data-bearing RF carrier is amplified and transmitted through a propagation medium, for example, a cable, phone line, wireless terrestrial, satellite, underwater link, etc.
  • a propagation medium for example, a cable, phone line, wireless terrestrial, satellite, underwater link, etc.
  • a propagation medium for example, a cable, phone line, wireless terrestrial, satellite, underwater link, etc.
  • ISI inter-symbol interference
  • Communications receivers typically implement multiple stages of signal processing to individually address impairments witnessed by the RF signal en route to the receiver, and also introduced by the receiver and transmitter themselves, for example, due to implementation with finite-length filters and finite-precision arithmetic.
  • Typical functions that govern physical layer operation include equalization, synchronization to carrier phase and frequency, synchronization to baud sampling phase and frequency, and automatic gain control.
  • Gain control processing adjusts the received signal to within the proper dynamic range expected by the receiver.
  • gain control is itself done in stages, for example, at the RF level by the tuner, after RF to IF translation, and digitally within front-end and back- end signal processing.
  • Most commercial UHF/VHF tuners include automatic gain control (AGC) circuits that tradeoff performance between adjacent and co-channel interference using average or peak power levels.
  • AGC at the IF level usually adjusts the signal so that the full dynamic range of analog-to-digital conversion is utilized, without saturation.
  • AGC utilizes pilot or reference tones or signals that are known, stored, or derived in the receiver to adjust IF AGC circuitry.
  • AGC circuitry may also use pilot or reference aids, or may operate blindly without the use of such overheard.
  • USSN 60/341,931 entitled “Self-initializing decision feedback equalizer with automatic gain control 5 by TJ. Endres et al. s filed Dec. 17, 2001, which is incorporated herein by this reference, describes an automatic gain control (AGC) circuit that is nested with a decision feedback equalizer (DFE) structure, which operates on novel ereor signals that are blind (do not use training, reference, or pilot aids).
  • DFE decision feedback equalizer
  • USSN 10/246084 entitled, "Adaptive expanded information capacity for communications systems," by C. Long et al., filed September 8, 2002, which is incorporated herein by reference, describes a similar feedback AGC circuit that is nested with an equalizer and uses decision-directed (DD) error adjustment.
  • DD decision-directed
  • Timing recovery refers to the process of synchronization to correct baud sampling frequency and phase.
  • the oscillator clock that adjusts the analog-to-digital converter (ADC) at the input to the receiver is adjusted in frequency and phase.
  • the sampled data in the receiver can be interpolated to achieve proper baud sampling. This second approach can reduce complexity by eliminating costly oscillator circuitry needed to control the ADC in the first approach.
  • Timing recovery methods sometimes try to detect zero-crossings of the received signal in the time domain. As such, some methods apply filtering techniques to upper and lower band edges of the data spectrum. For example, see USPN 5,872,815 by C.
  • CMA Constant Modulus Algorithm
  • Equalization in a digital communications receiver is analogous to an equalizer on a stereo system: the equalizer filters the distorted, received waveform (from a tape head or RF antenna) and tries to mitigate distortions and restore the signal properties of the original source.
  • filter mismatches in transmitter and receiver, finite-precision implementation, and propagation channel effects induce inter- symbol interference (ISI), in which the receiver processes a signal that contains multiple, delayed and weighted copies of the transmitted signal. For example, reflections of the RF signal from a large building will induce ISI (or multipath), and reflections from an airplane will induce multipath distortion with a time-varying Doppler component.
  • ISI inter- symbol interference
  • equalizer Since the exact chaimel characteristics are not known apriori at the receiver, the equalizer is usually implemented with adaptive methods. Adjustment of filter coefficients can be done with trained equalization methods, relying on the embedding of a pre-determined training sequence in the transmitted data. Usually, equalizer coefficient convergence relies on multiple transmissions of the training sequence, and the channel characteristics are also time varying, requiring periodic re-training.
  • LMS Least Mean Squares
  • a common blind equalization method replaces the reference signal in the LMS algorithm with the receiver's best guess at the data, and is referred to as Decision Directed LMS (DD-LMS), as proposed in a paper entitled “Techniques for adaptive equalization of digital communication systems,” by R.W. Lucky, in the Bell Systems Technical Journal, vol. 45, no. 2, pp.
  • Synchronization to carrier frequency and phase is usually done in stages, including, for example, RF to IF translation, LF to passband (or near baseband), and translation to precise baseband. Since the receiver in a coherent communications system must ultimately make hard decisions for symbol estimates, the data-bearing RF signal must ultimately be brought down to precise baseband. Synchronous or quasi-synchronous detectors can be used for intermediate translations. Translation to precise baseband can be done in a DD fashion, by nesting a phase-locked loop with the slicer and equalizer. For example, the instantaneous phase offset between slicer input and output is detected, filtered, and used to drive an oscillator in "Digital Communication" by E.A. Lee and D. G.
  • the PLL can be closed at various points within the equalizer.
  • Strolle et al describe alternative DFE architectures for reception of digital television signals that include a DD carrier loop, deriving its input from slicer input and output, but derotating the received signal to precise baseband at various points within the DFE structure. (See: Feasibility of reliable 8-VSB reception," CH. Strolle, S.N. Hulyalkar, T J. Endres, Proceedings of the NAB Broadcast Engineering Conference, Las Vegas, NV, pp. 483-488, April 8-13, 2000, which is incorporated by reference.)
  • the present invention relates to the joint, adaptive, control of physical layer functions that govern equalization, baseband synchronization to precise carrier phase and frequency, baud sampling phase and frequency, and automatic gain control in the digital domain.
  • physical layer functions governing equalization, translation to precise baseband, synchronization of sampling phase and frequency, and automatic gain control in the digital domain are jointly controlled and adapted with a central signal processing and logic block.
  • Figure 1 shows a typical prior-art communication system that may be employed for transmission of digital signals
  • Figure 2 shows a block diagram of timing recovery, equalization, canier recovery, and automatic gain control, jointly controlled by a central signal processing block in accordance with certain aspects and embodiments of the present invention
  • Figure 3 shows a block diagram of the preferred embodiment of Feedback AGC, showing adaptation of gain value at each symbol instance, and error term selection using control signals in accordance with certain aspects and embodiments of the present invention
  • FIG. 4 shows a block diagram of alternative embodiment of Feedback AGC, showing error term generation, and bandpass filtering using cascaded low-pass and high- pass filter sections, in accordance with certain aspects and embodiments of the present invention
  • Figure 5 shows a block diagram of Canier Loop nested with Equalizer and Slicer, used to translate the received signal to precise baseband;
  • FIG. 6 shows a block diagram of Decision Feedback Equalizer (DFE) in accordance with certain aspects and embodiments of the present invention
  • Figure 7 shows a block diagram of Timing Recovery Loop and its control by Signal Processing, Logic, and Control Block in accordance with certain aspects and embodiments of the present invention
  • Figure 8 shows a Phase Detector for Timing Recovery Loop and its control by the Signal Processing, Logic, and Control Block;
  • Figure 9 shows the: Signal Processing, Logic, and Control Block
  • Figure 10 shows a conceptual illustration of combining weight calculation
  • Figure 11 shows a circuit used to calculate combining weight ⁇ ( ) in accordance with certain aspects and embodiments of the present invention
  • Figure 12 shows a conceptual drawing illustrating two possible templates used to discern a control signal in accordance with certain aspects and embodiments of the present invention.
  • Figure 13 shows a flow diagram illustrating the update of array index £ in accordance with certain aspects and embodiments of the present invention.
  • Transmitter station 100 is coupled to receiver 150 by propagation medium 147.
  • the propagation medium could be a cable, telephone twisted-pair wire, satellite link, terrestrial link, or fiber optic connection, for example.
  • Transmitter station 100 includes an information source 110, that contains the content such as data, audio, or video, which is to be communicated to the receiver 150.
  • the information source 110 is coupled to encoder 120, which formats the information in a manner suitable for digital communication, typically in accordance with a given standard or protocol.
  • the encoder 120 is coupled to modulator 140, which is also coupled to a quadrature oscillator 130.
  • the modulator 140 uses the signal from the quadrature oscillator 130 to modulate the encoded information provided by encoder 120 onto a suitable Radio Frequency (RF) carrier frequency in amplitude and phase.
  • RF Radio Frequency
  • the receiver 150 receives the RF signal from propagation medium 147 via receiver antenna 149.
  • Receiver antenna 149 is coupled to tuner 160.
  • Tuner 160 is set to receive the RF signal in the desired frequency range, while rejecting signals in nearby or adjacent frequency ranges.
  • Tuner 160 may provide automatic gain control at the RF frequency and also downconvert the received signal to an intermediate frequency (LF) before passing the signal to the analog IF Processing block, 162.
  • LF processing prepares the signal for analog-to-digital conversion, applying filtering and gain control, before passing the signal to the Front End Processing block 165.
  • Front End Processing block 165 samples the signal with an analog-to-digital converter and may contain further automatic gain control and filtering, digital downconversion in frequency, and quadrature demodulation to split the signal into in-phase (I) and quadrature-phase (Q) samples.
  • Front End Processing block 165 is coupled to Timing Recovery module 170 that determines a con n ect sampling phase. Timing Recovery module 170 may adjust the sampling phase by interpolating the data samples, or adjusting the phase and sampling frequency of the analog-to-digital converter in Front End Processing block 165.
  • Timing Recovery module 170 is coupled to Equalizer 175, which is used to mitigate the distortions, such as inter-symbol interference and noise, that are introduced by the propagation medium 147, transmitter 100, Tuner 160, IF Processing block 162, receiver Front End Processing block 165, and receiver Timing Recovery module 170.
  • Equalizer 175 is coupled to Carrier Recovery module 180, which detects residual offset in frequency and phase. The detected canier offset in Carrier Recovery module 180 may be supplied back to the Equalizer 175 for translation of equalized samples to precise baseband, or used to adjust the downconversion process in Front End Processing block 165, or both.
  • Feedback AGC module 177 which works in conjunction with Equalizer 175 to detect and coreect rapid amplitude variations in the received signal.
  • the output of Equalizer 175 is coupled to Error Correction module 185, which detects and corrects bit errors in the recovered bit stream.
  • the Error Correction module 185 is coupled to Decoder 190, which decodes the bit stream in accordance with the standard or protocol used in the Encoder 120 of Transmitter 100.
  • the decoded bits from Decoder 190 represent the recovered information source, consisting of data, audio, or video, and are supplied to a user interface 195. Certain aspects and embodiments of the present invention are manifested in the joint, adaptive, blind control of Equalizer 175, Carrier Recovery module 180, Timing Recovery module 170, and Feedback AGC module 177.
  • Figure 2 shows a block diagram of aspects of one embodiment of the present invention, including a Timing Recovery module 210, Feedback AGC 240, Carrier Recovery Loop 250, two Adaptive Equalizer filters 220 and 230, and a Signal Processing, Logic and Control Block 260.
  • the Slicer 270 is a nearest-element decision device that outputs the point in the QAM source constellation that has closest Euclidean distance to the Sheer's input sample. Alternatively, a partial trellis decoder can be used that exploits channel coding and does not necessarily make nearest-element decisions.
  • a primary goal of the Feedback AGC is to provide quick, robust gain compensation of the signal that is input into the Slicer. Tins gain compensation may be required as the result of dynamic multipath conditions or flat fades.
  • the equalizer itself provides gain compensation of the signal by adjusting the scale of the adaptive filters' coefficients, such compensation can be slow, since a plurality of equalizer coefficients (sometimes hundreds) must move to scale the data appropriately. Therefore, the Feedback AGC provides a single, strictly positive gain value, and is designed to provide gain compensation more quickly than the equalizer is able to do. Two different Feedback AGC architectures are disclosed.
  • the preferred embodiment of the Feedback AGC in the present invention utilizes techniques described in USPTO application no. 60,341,931, entitled “Self-initializing decision feedback equalizer with automatic gain control,” by TJ. Endres et al., filed Dec. 17, 2001. These techniques rely on minimization of a specified cost function over the choice of gain value, and are implemented in an adaptive way with a stochastic gradient descent update rule.
  • the automatic gain control signal a(n) is a real, strictly positive scalar, that is calculated at each baud instance by
  • p a is a leakage factor used in practice to mitigate divergence due to finite- precision effects or quantization noise, and is chosen less than or equal to unity, but close to unity
  • J is the cost function to be minimized by choice of (n)
  • ⁇ a is a real- valued, positive stepsize, chosen less than unity, and governs algorithm convergence rate, tracking capabilities, and stochastic jitter.
  • MSE Mean Squared Error
  • ⁇ (n - 1) [a(n - 1)- 1 w(n - 1)
  • An alternative embodiment of the present invention uses arbitrary positive integer q in the MS ⁇ -like cost function. See USPTO application no. 60,341,931 for a description of the update tenn for this case.
  • ⁇ (n - 1) a(n - 1)- 1 w(n - 1)
  • E ⁇ s , i.e., analogously to the Godard radius used in adaptation of the equalizer coefficients.
  • ⁇ (n - 1)
  • Operational Mode 3 Combining ofMSE and CM Cost Functions
  • the third operational mode of the Feedback AGC uses a linear combination of MS ⁇ -like and CM-like cost functions, h this case, the enor term derived from a MS ⁇ -like cost function is weighted by 1 - ⁇ (n) , while the enor term derived from a CM-like cost function is weighted by ⁇ (n) , and the results are summed to produce an enor term used to update the Feedback AGC gain in the stochastic gradient descent rule. This combining is expressed as
  • the combining weight ⁇ ( ⁇ ) is time-varying and can be chosen among a variety of methods.
  • the combining weight can be set based on the signal-to-noise ratio, error rate, cluster variance, or number of symbols processed.
  • the combining weight is calculated in an adaptive method at each baud instance by the techniques discussed in USPTO application no. 60,341,931, by TJ. Endres et al., entitled "Self-initializing decision feedback equalizer with automatic gain control".
  • the combining weight can be detennined from a look-up-table, which is addressed by the areay index that is described in the future sections of the present document.
  • the new gain value is equal to the old gain value.
  • Enhancements Averaging and Penalty Term
  • the instantaneous enor tenn ⁇ (n - 1) calculated in accordance with one of the four operational modes previously described, can be averaged before being applied to the stochastic gradient descent update rule to calculate the automatic gain control signal a(n) , to induce memory in and reduce the variance of the enor signal.
  • the enor term used in the stochastic gradient update can be calculated as
  • ⁇ (n - ⁇ ) (l - p agc ) - ⁇ (n - 2) + p agc - ⁇ (n - ⁇ )
  • a penalty term can be added to the cost function. This extra term penalizes gain values that are different from a target value, I" .
  • the cost function including the penalty term is expressed as
  • a(n) p a a(n - 1) - ⁇ a ⁇ (n - ⁇ )- ⁇ a - ⁇ - (a(n - 1) - r) .
  • the product ⁇ a ⁇ ⁇ can be collapsed into a single value, to ease implementation.
  • FIG. 3 shows a block diagram of the preferred embodiment of the Feedback AGC in accordance with certain aspects and embodiments of the present invention.
  • Signals w(n) and w(n) are input to the Error Term Generator 310, as well as the cunent age gain value, a(n) .
  • Error Term Generator 310 calculates an instantaneous error tenn, ⁇ (n - 1) , responsive to the control bits from the Signal Processing, Logic, and Control Block (260 in Figure 2).
  • the Signal Processing, Logic, and Control Block judges the demodulator's performance and assigns an error term to be used by the Feedback AGC. (We will later see how the adaptation strategy is made completely flexible and programmable by LUT swap in the Signal Processing, Logic, and Control Block.)
  • the four operational modes of the Feedback AGC can be associated with the relative performance of the demodulator, according to, for example,
  • the instantaneous error term ⁇ (n - ⁇ ) is applied to a leaky integrator, comprised of multiplier 315, multiplier 325, and delay element 330, to induce averaging.
  • the stepsize ⁇ a is applied in multiplier 335 to the averaged error term ⁇ (n - ⁇ ) .
  • Adder 340 sums the update error term, penalty term, and previous AGC gain value to produce an updated AGC gain value, a(n) .
  • Leakage to avoid finite precision effects can be applied in multiplier 345 with leakage factor p a to the previous AGC gain value, a(n - ⁇ ) , supplied by delay element 360.
  • the previous AGC gain value, a(n - ⁇ ), is also applied to summer 350 where a difference is formed with target threshold T . This result is multiplied by the weighting factor — ⁇ a ⁇ ⁇ in multiplier 355.
  • the updated AGC gain value from adder 340, a(n) is also fed back to the Enor Tenn Generator 310 to form the next instantaneous error term.
  • An alternative embodiment of the Feedback AGC uses a bandpass control loop to adjust the AGC gain value.
  • the bandpass characteristic is designed so that the rise (or attack) time of the Feedback AGC is very fast (about a few symbol periods) compared to the decay time of the Feedback AGC (hundreds or thousands of symbol periods).
  • the gain value of the Feedback AGC decays to a prescribed threshold, nominally unity, as time goes to infinity. Hence, in a dynamic environment the overall gain of the received signal is quickly adjusted by the Feedback AGC and seamlessly transferred to the Equalizer.
  • FIG. 4 shows a block diagram of this alternative embodiment of the Feedback AGC in accordance with certain aspects and embodiments of the present invention.
  • the loop is configured as a second order control loop with zero response at DC.
  • the loop is sampled at the symbol rate.
  • the control loop derives the gain value from an error penalizing the difference of the ratio of the magnitudes of soft to hard decisions from a target value, for example, unity.
  • the complex magnitude (square root of sum of real and imaginary components squared) of the equalizer output sample, w( ⁇ ), is calculated in the CABS block 405.
  • Look-up- table 410 stores inverse magnitudes of constellation points, and is addressed using the hard decision samples, w(n), or indices associated with these hard decision samples, coming from the Slicer.
  • Multiplier 415 forms the ratio of magnitudes of soft to hard decision samples, and this is termed the magnitude enor and denoted as
  • Adder 20 takes the difference of the magnitude error from a target threshold, T . nominally unity, and fo ns the loop enor, denoted as
  • the loop error, B vm (n), is first filtered by a low pass section that has transfer function
  • Adder 425 sums the loop error E ( «) with a delayed and scaled version of the low pass output.
  • Delay element 435 delays the low pass signal / .
  • Control signal reset is used to clear the contents of delay element 435 and output a zero-value from mux 440 instead of the output of delay 435.
  • the output of mux 440 is multiplied with low pass scale a L in multiplier 430.
  • Low pass scale L is used to set the breakpoint of the low pass filter section.
  • the output of multiplier 430 is summed with the input to the low pass section in adder 425.
  • the low pass signal / is scaled by low pass gain, ⁇ , in multiplier 445, producing the output of the low pass section, f L ⁇ , also used as the input to the high pass section.
  • the high pass section has transfer function
  • Signal f L ⁇ is summed with a delayed and scaled version of signal f hint in adder 450, producing signal f hint .
  • Signal f ltM is delayed in delay element 460.
  • Control signal reset is used to clear the contents of delay element 460 and output a zero-value from mux 465 instead of the output of delay element 460.
  • the output of mux 465 is multiplied with high pass scale a H in multiplier 455.
  • High pass scale a H is used to set the breakpoint of the high pass filter section.
  • the output of mux 465 is also subtracted from signal f hint in adder 470, producing high pass signal f h .
  • High pass signal f h is scaled by high pass gain, ⁇ H , in multiplier 475, producing the high pass output signal, f H ⁇ .
  • mux 485 selects a unity-valued gain signal instead of the calculated AGC gain value.
  • mux 490 sets the AGC gain value to programmable gain value FbagcFixedScale instead of the calculated gain value.
  • nominal gain and scale values can be set to:
  • the Signal Processing, Logic and Control Block 260 in Figure 2 controls this alternative embodiment of the Feedback AGC in accordance with certain aspects and embodiments of the present invention by selecting between one of the following operational modes at each baud instance.
  • mux 490 in Figure 4 replaces the calculated gain value with the value of the programmable register FbagcFixedScale.
  • the accumulators 435 and 460 are set to zero, mux's 440 and 465 output a zero-valued sample, and mux 485 outputs a unity-valued sample for the AGC gain value.
  • the goal of the final stage of carrier recovery is to translate the received signal to precise baseband in the synchronous demodulator.
  • a precise baseband signal is needed to form hard decision samples, or symbol estimates, in the Slicer.
  • a Canier Recovery loop is used to track out any residual canier frequency or phase offset, and phase noise introduced in the demodulation process, hi Figure 2, the conjugated output e ⁇ j' ⁇ '" ) of the Carrier Loop 250 is used to de-rotate the passband Equalizer output to precise baseband in multiplier 225, while the output e +J' ⁇ M of the Carrier Loop 250 is used to re-rotate the baseband Slicer output to passband in multiplier 235.
  • the Carrier Loop 250 is described in more detail in Figure 5.
  • This carrier loop uses a decision-directed (DD) phase error in a second order, (digital) phase locked loop with a numerically-controlled oscillator (NCO) to produce the sin and cosine terms needed to perfonn the de-rotation and re-rotation of Equalizer and Slicer outputs, respectively.
  • Decision-directed phase and frequency recovery is discussed in the textbook by Lee and Messerchmitt, entitled Digital Communication, Appendix 17-B, Kluwer Academic Publishers, Norwell, MA, Second Edition, 1994, which is incorporated by this reference.
  • Coarse Tune Hard Decision Block 505 provides an alternative hard decision sample than the one supplied by the Slicer, a nearest-element decision device.
  • the alternative hard decision samples can be used in more of an acquisition state, while the hard decision samples from the Slicer are generally more reserved for tracking or steady- state demodulator operation.
  • Coarse Tune Hard Decision Block 505 can be configured in various operating modes to produce alternative hard decision samples.
  • the alternative hard decision sample, w A is formed by taking linear combinations of soft decision samples from the equalizer and hard decision samples from the Slicer,
  • An alternative embodiment of the present invention uses Quadrant Mapping of the soft decision sample.
  • the basic goal of generating an alternative hard decision sample using Quadrant Mapping is to estimate the quadrant in I Q space in which the soft decision sample belongs, and scale the sample depending on the modulation format. This simple operation is expressed by selecting the alternative hard decision sample, w A , according to
  • is a real- valued, positive scalar that can be selected according to the modulation format.
  • Coarse Tune Hard Decision Operating Mode 3 Reduced Constellation: Certain alternative embodiments of the present invention quantize the soft decision sample not to the nearest element of the source alphabet (as the Slicer does), but to the nearest element of a subset of the source alphabet. This is refened to as a reduced constellation since only part of the source constellation is used to generate the alternative hard decision sample.
  • Coarse Tune Hard Decision Operating Mode 5 Arbitrary Nonlinearity:
  • the Coarse Tune Hard Decision Block 505 can also generate alternative hard decision samples according to an arbitrary nonlinear curve, without memory. For example, a hyperbolic tangent curve can be approximated.
  • These operating modes are selected using input signal "control 3" to Coarse Tune Hard Decision Block 505.
  • Input signal "control 3" is supplied from the Signal Processing, Logic, and Control Block (260 in Figure 2) at each baud instance in accordance with certain aspects and embodiments of the present invention.
  • the alternative hard decision sample that is output from The Coarse Tune Hard Decision Block 505 in Figure 5 is supplied to mux 510.
  • Mux 510 selects which hard decision sample is supplied to the Phase Detector 515, from among the hard decision sample from the Slicer and the alternative hard decision sample from the Coarse Tune Hard Decision Block 505.
  • Mux 510 is controlled by input signal "control 1" that is supplied from the Signal Processing, Logic, and Control Block (260 in Figure 2) at each baud instance in accordance with certain aspects and embodiments of the present invention.
  • the Phase Detector 515 derives an instantaneous estimate of the phase error between soft and hard decisions, and is described in Lee and Messerchmitt, Digital Communication, Appendix 17-B, Kluwer Academic Publishers, Norwell, MA, Second Edition, 1994, which is incorporated by reference. Using a small angle approximation, the phase error estimate is calculated according to
  • w w f + j ⁇ w Q is the baseband soft decision sample
  • w - W j + j ⁇ w Q is the hard decision sample supplied from mux 510.
  • the hard decision sample used in the phase enor calculation is the weighted sum of soft decision samples from the Equalizer and hard decision samples from the Slicer, using adaptive combining weight ⁇ .
  • the PLL adaptively combining soft decisions from the Equalizer and hard decisions from the Slicer, the PLL is automatically transitioned among acquisition and tracking states, and halted (or slowed) when signal quality worsens and its inputs become unreliable.
  • phase Detector 515 is supplied to mux 520.
  • Mux 520 selects from among Phase Detector 515 output or a zero-value.
  • Mux 520 is controlled by signal "control 2", that is supplied from the Signal Processing, Logic, and Control Block (260 in Figure 2) at each baud instance in accordance with certain aspects and embodiments of the present invention.
  • Mux 520 The output of Mux 520 is supplied to Loop Filter 599.
  • Multiplier 530 applies proportional control by multiplication with ⁇ x , a programmable real- alued scalar, while multiplier 525 applies integral control by multiplication with ⁇ n , a programmable real- valued scalar.
  • the output of multiplier 525 is then integrated in adder 535 and delay element 540.
  • the output of adder 535 is the integral control, and is summed in adder 545 with the proportional control from multiplier 530.
  • Adder 545 supplies the Loop Filter 599 output to the NCO 598.
  • Numerically-controlled oscillator (NCO) 598 integrates the signal from adder 545 (Loop Filter 599 output) in adder 550 and delay element 555.
  • the output of adder 550 representing instantaneous phase of the desired sinusoid, is supplied to a Sin/Cos Generator 560.
  • Sin/Cos Generator 560 uses prior art techniques, such as LUT storage of sinusoid, in whole or part, or direct calculation of approximation by Taylor (or other) series, for example, to provide sine and cosine terms. These sine and cosine terms are used to de-rotate the Equalizer soft decision sample by e ⁇ j' ⁇ - n) , and also to re-rotate the Slicer hard decision sample by e* j' ⁇ M .
  • Equalizer portion of the present invention is extracted from Figure 2 and drawn in Figure 6.
  • This equalizer architecture is a Decision Feedback Equalizer (DFE) with both forward and feedback filters operating in the passband, that uses prior art techniques described in USSN 60/341,931, entitled “Self-initializing decision feedback equalizer with automatic gain control,” by T J. Endres et al., filed Dec. 17, 2001 which is incorporated by reference.
  • DFE Decision Feedback Equalizer
  • the received signal, r(n) is a passband sample that is supplied from Timing Recovery Block 210 in Figure 2.
  • Forward filter 220 may operate at the baud rate or faster, in which case the equalizer is said to be fractionally-spaced, and exploits temporal diversity. Also, the forward filter 220 may receive multiple inputs, as from multiple antennas, to exploit spatial diversity. Temporal or spatial diversity use a multi-channel forward filter. For simplicity, however, a single forward filter 220 is shown, and extension to a multi-channel model is understood by one skilled in the art.
  • Forward filter 220 is a finite impulse response (FIR) filter, computing its output according to the convolution sum
  • r(n) is the sample sequence input to forward filter 220
  • x(n) is the output sample sequence of forward filter 220
  • f. are the forward filter coefficients (or parameters,)
  • L f is the number of forward filter coefficients. Note that the forward filter coefficients are also shown with time index n to indicate that the forward filter 220 is adaptive.
  • the feedback filter 230 is not multi-channel, and is a FIR filter that calculates its output according to the convolution sum
  • y(n) g 0 (n) ⁇ v(n) +g, (n) • v(n - 1) +g 2 (n) ⁇ v(n - 2) + ... + g Lg _ ⁇ ( ⁇ ) • v(n -L g + ⁇ )
  • v( ) is the sample sequence input to feedback filter 230
  • y( ) is the output sample sequence of feedback filter 230
  • g i are the feedback filter coefficients (or parameters,)
  • L g is the number of feedback filter coefficients. Note that the feedback filter coefficients are also shown with time index n to indicate that the feedback filter 230 is adaptive. Though the feedback filter 230 is a FIR filter, it is embedded in a feedback loop, so that the equalizer has an overall impulse response that is infinite.
  • Adaptation of the forward filter 220 coefficients and feedback filter 230 coefficients uses a stochastic gradient descent update rule:
  • Adder 215 combines the outputs of forward filter 220 and feedback filter 230, x(n) and y( ) , respectively, to form sample sequence w(n) .
  • Sample sequence w(n) is refened to as passband soft decision samples.
  • Multiplier 225 applies de-rotation from the Carrier Loop 250 by e 'J' ⁇ W and gain scaling from the Feedback AGC 240 by a(n) .
  • the output of multiplier 225 is denoted w(n) and referred to as baseband soft decision samples. These basband soft decision samples are input to Slicer 270.
  • Slicer 270 is a nearest- element decision device that outputs a hard decision, w(n) , corresponding to the source alphabet member with closest Euclidean distance to its input sample.
  • the hard decisions, w(n) , from slicer 270 are re-rotated to the passband by application of Carrier Loop 250 signal e +j' ⁇ (n) , and re-scaled by Feedback AGC 240 signal a ⁇ (n) in multiplier 235.
  • multiplier 235 The output of multiplier 235 is weighted by ⁇ - ⁇ (n) in multiplier 245, and the signal w(n) is weighted by ⁇ (n) in multiplier 265.
  • Signals ⁇ — ⁇ (n) and ⁇ (n) are real-valued, adaptive combining weights provided by Signal Processing, Logic, and Control Block 260 (in Figure 2) and are greater than or equal to zero, but less than or equal to unity.
  • the weighted signals from multipliers 245 and 265 are summed in adder 255 to form feedback sample v(n) , used as input data to feedback filter 230.
  • the operational mode of the Equalizer is determined by error term, e(n) , whose selection is governed by the Signal Processing, Logic, and Control Block 260 (in Figure 2). These operational modes are next described.
  • Operational Mode 1 LMS The Least Mean Squares (LMS) algorithm minimizes a Mean Squared Error (MSE) cost function that penalizes the squared difference between source sequence s(n) (in Figure 1) from the transmitter, and Equalizer output w( ) .
  • LMS Least Mean Squares
  • MSE Mean Squared Error
  • the baseband error tenn is re-rotated back to passband by multiplying the baseband error term with the sine and cosine terms from Carrier Loop 250.
  • the training sequence is usually periodically resent, wasting valuable bandwidth.
  • CMA Constant Modulus Algorithm
  • CM Constant Modulus
  • the passband soft decision sample w(n) is used in the CMA error term calculation, so that there is no multiplication required with sine and cosine terms. This sample is prior to Feedback AGC gain scaling in multiplier 225 ( Figure 6).
  • the inventors have determined that the use of soft decision sample prior to gain scaling in the CMA enor term calculation reduces undesirable interaction between Equalizer 220 and Feedback AGC 240, compared to using the soft decision sample after gain scaling, i this case, e(n) is set to e cm ⁇ (n) .
  • e(n) is set to e cm ⁇ (n) .
  • e( ⁇ ) ⁇ (n) ⁇ e hm (n) + (1 - ⁇ (n)) ⁇ e cma ( ) .
  • Operational Mode 4 Halt Adaptation In this operational mode, the equalizer coefficients remain unchanged, so that the error term is
  • Timing Recovery Loop (170 in Figure 1) The purpose of the Timing Recovery Loop (170 in Figure 1) is to adjust the sampling phase and frequency of the received data.
  • the sampling epochs are adjusted to correspond to top-dead-center of the pulse shape, no ISI is introduced from neighboring symbols, since the pulse shape (for example, a square root raised cosine filter) is usually designed to be zero-valued at integer multiples of the baud rate.
  • ADC analog-to-digital converter
  • Figure 7 captures both of these approaches in a block diagram of Timing Recovery Loop 170 interfaced with Signal Processing, Logic, and Control Block 260 in accordance with certain aspects and embodiments of the present invention.
  • Sample Generator 710 may include an ADC with sampling period and phase that are adjusted by a clock provided by Reference Generator 740.
  • Sample Generator 710 may include an ADC that samples data with a free- running clock, followed by a digital interpolator that is controlled by Reference Generator 740, for example, using a Numerically Controlled Oscillator (NCO).
  • NCO Numerically Controlled Oscillator
  • Phase Detector 720 receives the sampled data r(n) , and computes a phase enor responsive to signals from the Signal Processing, Logic and Control Block 260 in accordance with certain aspects and embodiments of the present invention.
  • Loop Filter 730 uses proportional and integral control to filter high-frequency signal components and integrate the phase enor for sampling frequency adjustment.
  • the P.eference Generator 740 uses the loop enor signal from Loop Filter 730 to provide control signals for sampling frequency and phase adjustment in Sample Generator 710.
  • the operating mode of the Timing Recovery Loop 170 is determined from the signals provided by the Signal Processing, Logic, and Control Block 260 by selecting the criterion by which the phase error signal is calculated in the Phase Detector 720.
  • Figure 8 shows a block diagram of the logic in Phase Detector 720 using the control signals provided by the Signal Processing, Logic, and Control Block 260 to calculate a phase error signal ⁇ ( ⁇ ) . The details of this block diagram will be apparent as the operating modes of Timing Recovery Loop 170 are discussed.
  • Band Edge Band edge timing recovery methods are prior art techniques basically based on the maximization of Signal to Noise Ratio (SNR) of sampler output.
  • Band edge timing recovery schemes such as in USPN 5,872,815 by C. Strolle et al, entitled “Apparatus for generating timing signals for a digital receiver,” which is incorporated by this reference, are implemented in pass band by exploiting the band edges of the data spectrum in order to obtain the timing phase maximizing the sampler output energy.
  • Phase Detector 720 computes the base band equivalent band edge timing phase error signal by differentiating the following base band output energy cost function
  • e TL (n) is an error term (m this case derived from r( ⁇ ) ) and — is approximated in d ⁇ a variety or prior art methods, for example, using FIR filters in Lee and Messerchmitt, Digital Communication, Appendix 17-B, Kluwer Academic Publishers, Norwell, MA, Second Edition, 1994 which is incorporated by reference.
  • This operating mode is selected by the Signal Processing, Logic, and Control Block 260 through the four control bits Z)° ⁇ 3 .
  • Bit D ⁇ L instructs Phase Detector 720 to calculate a phase error signal with its own internal data, rather than using data provided from Equalizer 175.
  • the remaining control bits, D ⁇ 3 instruct Phase Detector 720 to calculate the specific error term selected by Signal Processing, Logic and Control Block 260.
  • Band edge timing recovery techniques work well for blind acquisition, provided there is sufficient signal power in the band edges. However, a single echo multipath ray can attenuate the signal power in the band edges, and prevent phase lock.
  • phase error is found by differentiating the cost function with respect to timing phase, T . Using calculus, this differentiation is usually decomposed into
  • ⁇ l e TL (n) - ⁇ or or dr
  • e TL (n) is an error term (in this case derived from r(n) ) and — is approximated in d ⁇ a variety or prior art methods, for example, using FLR filters in Lee and Messerchmitt, Digital Communication, Appendix 17-B, Kluwer Academic Publishers, Norwell, MA, Second Edition, 1994 which is incorporated by reference. (This same decomposition is used for each of the phase error signals that we will describe and are derived by minimizing a cost function.)
  • the CMA error term is calculated as
  • the CMA error term calculated by Phase Detector 720 is selected by Signal Processing, Logic, and Control Block 260 using control bits D° 7 3 .
  • Bit D° L instructs Phase Detector 720 to supply a phase error signal that is calculated with an enor tenn using its own internal data, rather than using the enor term provided by the equalizer.
  • bit D° L controls mux 835 for this selection.
  • Control bits, D ⁇ 1 3 address mux 830 and are set according to the mux control table to select CMA.
  • the derivative calculation in Derivative Calculator 810 uses sampled data r(n) .
  • the error term provided by mux 830 is multiplied in multiplier 825 by the derivative provided by Derivative Calculator 810, creating the phase en-or signal.
  • f(n) is a locally generated or stored hard decision estimate of the current received sample, for example, from a training sequence, a local (to Timing Recovery Loop 170) slicer, a reduced constellation mapping, or other method.
  • the LMS error term calculated by Phase Detector 720 is selected by Signal Processing, Logic, and Control Block 260 using control bits D 3 .
  • Bit D° L instructs Phase Detector 720 to supply a phase enor signal that is calculated with an error tenn using its own internal data, rather than using the error term provided by the equalizer.
  • bit D° L controls mux 835 for this selection.
  • Control bits, D ⁇ 1 3 address mux 830 and are set according to the mux control table to select LMS.
  • Operating Mode 4 Calcidate Combo Error Term Using the adaptive combining weight, ⁇ ( ⁇ ) , provided by the Signal Processing, Logic, and Control Block 260, a combination enor tenn, comprised of CMA and LMS ercor temis calculated in Operating Modes 2 and 3, is calculated by Phase Detector 720 according to
  • the adaptive combining weight, ⁇ (n) is supplied to Error Term Calculator 820, and control bits D ⁇ supplied by Signal Processing, Logic, and Control Block 260 are set to select the combination error term in mux 830.
  • Control bit D° L selects a phase error in mux 835 that is supplied by multiplier 825.
  • Operating Mode 5 No Update In this operating mode, the phase error is set to zero.
  • Control bit L selects a phase error in mux 835 that is supplied by multiplier 825, while control bits D ⁇ 1 3 select a zero- valued error term in mux 830.
  • Operating Mode 6 Use Error Term from Equalizer
  • the enor term calculated in Equalizer 175 is used in the phase error calculation.
  • Derivative Calculator calculates a derivative using the equalizer output w(n) instead of the received data r(n) .
  • Control bit D° L selects a phase error in mux 835 that is supplied by multiplier 815, which multiplies the derivative from Derivative Calculator 810 with the equalizer enor term e(n) .
  • Error Term and Combining Weight Calculator 905 has two functions: (i) to provide candidate error temis (like CMA, LMS, and their combination) that are calculated from equalizer samples, and (ii) to provide combining weight ⁇ (n) .
  • baseband and passband Equalizer 175 (Figure 1) output samples, w( ⁇ ) and w(n) , respectively, Slicer 270 ( Figure 2) hard decision output, w(n) , and sine and cosine terms from Canier Loop 180 are supplied to Error Term and Combining Weight Calculator 905.
  • the combining weight ⁇ (n) can be calculated by methods in accordance with USSN 60/341,931, entitled “Self-initializing decision feedback equalizer with automatic gain control,” by TJ. Endres et al., filed Dec. 17, 2001, which are repeated here.
  • the combining weight is chosen at each baud instance by comparing the distance of the baseband soft decision, w(n) , to its nearest element in the source constellation, and normalizing by the size of the decision region. This idea is illustrated in Figure 10, using a 16-QAM alphabet.
  • the left-hand-side of Figure 10 shows a 16-QAM constellation 1010, and the right-hand- side is an exploded view of a single decision region 1020 for the constellation point 1025.
  • the width of the decision region is 2 ⁇
  • the distance of the scaled soft decision 350 to the constellation point 1025 is therefore ⁇ w(n) - w( ⁇ ) ⁇ .
  • the ratio ⁇ (n)
  • / V2 ⁇ does not exceed unity. For those outermost constellation points, if ⁇ (n) exceeds unity, it is set to unity.
  • ⁇ (n) is bounded between zero and one, and provides an instantaneous measure of signal integrity: when the scaled soft decision 1050 is far from the hard decision (constellation point) 1025, ⁇ ( ⁇ ) is close to unity; when the scaled soft decision 1050 is close to the constellation point 1025, ⁇ (n) is close to zero.
  • a leaky integrator is used, and the value of combining weight ⁇ (n) is calculated as
  • ⁇ (n) (1 - p ⁇ ) ⁇ ⁇ (n -l) + p ⁇ - ⁇ (n)
  • the combining weight ⁇ (n) may be compared to two thresholds, Tu and T L . If ⁇ (n) > T ⁇ , then ⁇ (n) is set to a register value, for example, unity; if ⁇ (n) ⁇ T L , then ⁇ (n) is set to another register value, for example, zero.
  • a circuit used to calculate the combining weight ⁇ (n) in accordance with certain aspects of the present invention is shown in Figure 11.
  • the baseband LMS error term is calculated and supplied to norm calculations 1105 and 1110, which calculate norms
  • Mux 1115 selects the desired norm calculation, and multiplier 1120 normalizes the result so that the maximum value of the product (neglecting constellation points with open-ended decision regions) is unity, according to the norm selected.
  • Block 1125 clips the result to unity, accounting for those constellation points with open-ended decision regions.
  • Multiplier 1130, adder 1135, delay 1140, and multiplier 1145 comprise a leaky integrator, or averaging circuit. Multiplier 1130 scales the clipped value from block 1125 by the leakage amount p ⁇ . This product is summed with the output of multiplier 1145 in adder
  • the output of adder 1135 is first compared to upper threshold T ⁇ in comparator 1155. If this first comparison is satisfied, the combining weight is set to programmable upper value T ⁇ —value in assignment block 1165. If this first comparison is not satisfied, the output of adder 1135 is next compared to lower threshold T L . If this second comparison is satisfied, the combining weight is set to programmable lower value T L - value in assignment block 1170. If this second comparison is not satisfied, the output of adder 1135 remains unchanged in assignment block 1175.
  • An alternative embodiment of the present invention calculates a combining weight ⁇ (n) by indexing a programmable array of stored combining weight values, indexed by array index £ provided by Array Index Update block 975.
  • the Enor Term and Combining Weight Calculator 905 supplies candidate error terms to mux 910, and the baseband LMS enor term is split into in-phase (I) and quadrature-phase (Q) components and supplied to absolute value blocks 930 and 925, respectively.
  • the absolute values of I and Q components are compared to threshold T e in comparison blocks 935 and 940, respectively.
  • Comparison blocks 935 and 940 output a single bit each, designating true or false comparisons.
  • threshold T e used in comparison blocks 935 and 940 is adjusted over time and supplied by Array Block 980.
  • the output bits of comparison blocks 935 and 940 are logically compared in AND gate 945, generating control signal in_box.
  • This control signal is therefore an instantaneous indicator of the proximity of the soft decision sample to the hard decision sample, conditioned upon the current value of threshold T e .
  • a second control signal used in the Signal Processing, Logic, and Control Block 260 is generated based on the position of the hard decision sample in the source constellation, conditioned upon a prescribed template.
  • Slicer 270 supplies the symbol number (0... for M - ary QAM) prescribed to the hard decision sample in the constellation bit-to-symbol mapping (usually a type of grey code) to Region LUT 920.
  • Region LUT 920 stores the desired template that is used to discern the second control signal.
  • Figure 12 shows two such templates, and associate a bit with each constellation point. The left-hand plol encompasses an approximate annulus, while the right-hand plot encompasses the 16 most inner constellation points.
  • Each template is stored in a single column of Region LUT 920, with row index determined by the symbol number 0... .
  • One preferred embodiment of the present invention uses 16 such templates, so that the size of Region LUT is Mxl6, and the array index £ ranges from 0...15.
  • the symbol number of the bit-to-symbol mapping provided by Slicer 270 addresses the Region LUT 920 and selects a single row of the LUT contents, providing a 16-bit result. This 16-bit result is addressed by the array index £ in mux 985, producing a second control signal refened to as in_region.
  • a third control signal used in the Signal Processing, Logic, and Control Block 260 is a training sequence indicator and is denoted by TR. This control signal is valid when the current sample is part of a training sequence sent by the transmitter, instead of bearing user data. It is apparent to one skilled in the art how to derive a training sequence indicator, for example using correlation techniques.
  • Control signals in_box and TR are logically compared in AND gate 950, and the result is supplied to an accumulator 970 that increments when the result is true.
  • the accumulator 970 operates until a clear signal is provided by Array Index Update block 975, at which time accumulator 970 supplies its accumulated count, designated as J ⁇ , to Array Index Update block 975, and resets its accumulator value to zero.
  • Control signals in_box and in_region are logically compared in AND gate 955, and the result is supplied to AND gate 960, which logically compares this result with the complement of control signal TR.
  • the result of AND gate 960 is supplied to accumulator 965 that increments when the result is true.
  • the accumulator 965 operates until a clear signal is provided by Array Index Update block 975, at which time accumulator 965 supplies its accumulated count, designated as J D , to Array Index Update block 975, and resets its accumulator value to zero.
  • Array Index Update block 975 calculates array index £ ranging from 0...15 in the preferred embodiment of the present invention, according to the flow diagram in Figure 13.
  • This circuit is executed at an integer multiple of the baud period, depending on the desired window length. For example, for systems operating in dynamic multipath conditions that are fast relative to the baud rate, this circuit may be executed every 64 or 128 baud iterations; but for systems operating in slowly changing signaling conditions relative to the baud rate, tins circuit may be executed only every 2 14 or 2 16 baud iterations. Furthermore, the execution rate may be changed over the course of demodulator operation, for example, smaller at the start of demodulator operation to achieve rapid convergence, then increased once the array index has crossed a prescribed threshold.
  • the circuit in Figure 13 uses two arrays of length P (16 in a preferred embodiment of the present invention), denoted by A ⁇ and A D , and one threshold, denoted by H.
  • the values Jo and J ⁇ from accumulators 965 and 970, respectively, and the current value of array index £ (usually initialized to zero at demodulator power up) are also used in this circuit.
  • the left hand side of the circuit is used to increment anay index £
  • the right hand side is used to decrement array index £ .
  • Decision block 1305 checks to see that the current value of array index £ does not exceed the maximum value, P-l.
  • decision block 1310 compares J ⁇ from accumulator 970 to a predetermined threshold H . If J ⁇ > H then decision block 1315 is entered; else, decision block 1320 is entered. Decision block 1315 compares J D from accumulator 965 to the value of increment array A ⁇ that is indexed by the current value of array index £ , denoted by A j (£) . If J D > A t (£) then array index t is incremented in increment block 1330 and output block 1340 is entered; else, decision block 1320 is entered.
  • Decision block 1320 checks to see that the cunent value of array index £ does not exceed the minimum value, 0. If £ > 0 is satisfied, then decision block 1325 is entered; else, output block 1340 is entered. Decision block 1325 compares J D from accumulator 970 to the value of decrement array A D that is indexed by the crurent value of array index I , denoted by A D (£) . If J D ⁇ A D (£) then anay index £ is decremented in decrement block 1335 and output block 1340 is entered; else, output block 1340 is entered directly.
  • Output block 1340 sends "clear" signals to accumulators 965 and 970, resetting the count to zero in each, and loads another value of array index £ , which has either been incremented, decremented, or is unchanged.
  • the array index £ from Array Index Update block 975 is provided to Array Block 980.
  • Array Block 980 stores a length-P (16 in a preferred embodiment of the present invention) array of threshold values T e .
  • the array index £ indexes this anay and selects a new threshold T e , which is provided to comparison blocks 935 and 940.
  • Array Block 980 stores a length-P array of stepsize values for the preferred embodiment of Feedback AGC 240, which is indexed by array index £ .
  • a new value of stepsize ⁇ a is selected by array index £ and provided to Feedback AGC 240.
  • Array Block 980 stores a length- P array of freeze bits.
  • the freeze bit selected by array index £ is provided to logical OR gate 990.
  • Array Block 980 stores a length-P array of godard radius values, ⁇ , one of which is used for CMA error term calculation.
  • the elements stored in the array of godard radius values can be pre-calculated in accordance with the templates that are stored in Region LUT 920 corresponding to the current value of array index £ .
  • the CMA enor term should be calculated based on the effective source constellation it sees (a subset of the full QAM source constellation), which could be the values stored in the present template of Region LUT 920, or their complement. This choice depends on the design of the Adaptation Select LUT 915.
  • the godard radius selected by anay index £ is provided to Enor Term and Combining Weight Calculator 905, and used in the CMA enor term calculation.
  • Array Block 980 can also store anays for other demodulator parameters, like stepsizes for adaptive filters 220 and 230. Each array is indexed by array index £ , and a new parameter is provided by Array Block 980 for demodulator operation.
  • Adaptation Select LUT 915 stores a programmable LUT that contains various control bits for demodulator operation, whose selected values are contingent upon the current values of control signals in_box, injregion, and TR.
  • Adaptation Select LUT 915 outputs two control bits that govern mux 910, which selects the enor term used in update of Equalizer 175 coefficients, choosing from among LMS, CMA, combined LMS and CMA (using combining weight ⁇ (n) ), and zero, at each baud instance.
  • An example adaptation strategy may be to use an LMS error term, derived from training data, when TR is true; CMA when injregion is true and in_box is not; a combination error term when both injregion and inj ox are true, and a zero-valued error term otherwise.
  • the Adaptation Select LUT 915 can be programmed to accommodate a variety of adaptation strategies, not limited to this example. Furthermore, the Adaptation Select LUT 915 can be reloaded over the course of demodulator operation, for example, contingent on the value of array index £ , an estimate of demodulated SNR, or after a prescribed amount of time, so that the adaptation strategy is itself changed over the course of demodulator operation.
  • the Adaptation Select LUT 915 contains control bits for other demodulator operations, too. For example, referring again to Figure 5, three control signals are shown that govern Canier Loop 250 operation. Control signal 1 governs mux 510 that selects a hard decision sample from Slicer 270 or Coarse Tune Hard Decision Block 505. One strategy selects the hard decision sample from Slicer 270 when all of TR, injregion, and injbox are true, or when only injregion and injbox are true, and selects a hard decision sample from coarse tune Hard Decision Block 505 otherwise.
  • Control signal 2 is used to govern mux 520, and may select a zero-valued phase enor when TR, injregion, and injbox are false, indicating low quality of demodulator performance, instead of selecting the phase ercor generated by Phase Detector 515.
  • Control Signal 3 is used to select the style of hard decision generated from Coarse Tune Hard Decision Block 505, selecting from among the five operating modes of Canier Loop 250 previously described.
  • Adaptation Select LUT 915 also contains control bits for Feedback AGC 177 operation.
  • Feedback AGC 177 four operating modes have been identified, and can be selected on a symbol-by-symbol basis using the control bits for from Adaptation Select LUT 915.
  • the association of operating mode to control signals injbox, injregion, and TR depends upon the templates stored in Region LUT 920. For example, if Region LUT 920 stores an annulus (as described in the left subplot of Figure 12), then a CM-like cost function may be chosen when injregion is true; however, if Region LUT 920 stores inner constellation points (as described in the right subplot of Figure 12), then an LMS-like cost function may be chosen when injregion is true.
  • control bits from Adaptation Select LUT 915 determine the operating modes previously described for Figure 4.
  • One of the control bits from Adaptation Select LUT 915 is provided to logical OR gate 990, together with a control bit from Array Block 980.
  • the result from logical OR gate 990 is used to select the operating mode that determines AGC freeze.
  • Adaptation Select LUT 915 also contains control bits for Timing Recovery Loop 170, that determine the operating mode from among the six operating modes previously discussed in Figure 7. Moreover, control bits are provided to Loop Filter 730 from Adaptation Select LUT 915 that govern loop constants for proportional and integral control. For example, one of these control bits if true selects loop constants from registered values set by the user or application software, or if false according to a predetermined table.
  • One such table is below:
  • the methods described in Figure 9 for the Signal Processing, Logic, and Control Block 260 facilitate extremely flexible demodulator operation, since LUTs are programmable, and can be selected for a desired operational environment of the demodulator.
  • the templates stored in Region LUT 920 can be designed so that outer-most signal points are handled differently, to account for nonlinear effects caused by high power amplifiers in the transmitter.
  • Adaptation strategies for physical layer functions can be completely modified by simple LUT change, and if re-loaded while the demodulator is operating, adaptation strategies can be changed "on-the-fly".
  • the counters and telemetry points in the Signal Processing, Logic and Control Block 260 ( Figure 9) can be useful indicators of demodulator health, and provide signal quality assessment to the user, aiding in antenna placement or other tasks needing receiver feedback.
  • Quadrature Amplitude Modulation signals with complex signal processing, unless specifically noted.
  • PSK Phase-Shift Keyed
  • PAM Pulse Amplitude Modulation
  • equalization may be implemented with circuit elements or may also be implemented in the digital domain as processing steps in a software program.
  • Such software may be employed in, for example, a digital signal processor, micro-controller, or general-purpose computer.
  • the present invention can be embodied in the form of methods and apparatuses for practicing those methods.
  • the present invention can also be embodied in the form of program code embodied in tangible media, such as floppy diskettes, CD-ROMs, hard drives, or any other machine-readable storage medium, wherein, when the program code is loaded into and executed by a machine, such as a computer, the machine becomes an apparatus for practicing the invention.
  • the present invention can also be embodied in the form of program code, for example, whether stored in a storage medium, loaded into and/or executed by a machine, or transmitted over some transmission medium, such as over electrical wiring or cabling, through fiber optics, or via electromagnetic radiation, wherein, when the program code is loaded into and executed by a machine, such as a computer, the machine becomes an apparatus for practicing the invention.
  • program code When implemented on a general-purpose processor, the program code segments combine with the processor to provide a unique device that operates analogously to specific logic circuits.

Abstract

Various aspects and embodiments of the present invention derive statistics of received signal quality and use these statistics to jointly control operation of timing recovery, carrier recovery, automatic gain control, and equalization functions.

Description

Joint, Adaptive Control of Equalization, Synchronization, and Gain in a Digital
Communications Receiver
Field of Invention
The present invention relates to the control of functions in a communications receiver that govern physical layer operations of equalization, synchronization (carrier frequency and phase, and timing recovery), and automatic gain control. These functions are controlled from a central signal processing and logic block to achieve robust, autonomous receiver operation.
Background of Invention
hi many digital communication systems, a source generates digital information, such as data, audio, or video, that is to be transmitted to multiple receivers. The digital information bits are divided into blocks that define a discrete alphabet of symbols. These symbols are used to modulate a radio frequency (RF) carrier's frequency, amplitude and/or phase. For example, a quadrature oscillator can be used to modulate the symbols onto the amplitude and phase of the RF carrier, and the signaling is refen-ed to as Quadrature Amplitude Modulation (QAM). The time between adjacent symbols is refen-ed to as the baud (or symbol) period, and inverse as baud (or symbol) rate.
The data-bearing RF carrier is amplified and transmitted through a propagation medium, for example, a cable, phone line, wireless terrestrial, satellite, underwater link, etc. As consumer appetite for information on demand continues to increase, so do requirements on data rates of present and emerging systems. Higher data rates increase the susceptibility of the data-bearing RF signal to environment-induced distortions such as fades, multipath (causing inter-symbol interference (ISI)), Doppler conditions, and additive noise processes. Communications receivers typically implement multiple stages of signal processing to individually address impairments witnessed by the RF signal en route to the receiver, and also introduced by the receiver and transmitter themselves, for example, due to implementation with finite-length filters and finite-precision arithmetic. Typical functions that govern physical layer operation include equalization, synchronization to carrier phase and frequency, synchronization to baud sampling phase and frequency, and automatic gain control.
Gain control processing adjusts the received signal to within the proper dynamic range expected by the receiver. Usually, gain control is itself done in stages, for example, at the RF level by the tuner, after RF to IF translation, and digitally within front-end and back- end signal processing. Most commercial UHF/VHF tuners include automatic gain control (AGC) circuits that tradeoff performance between adjacent and co-channel interference using average or peak power levels. AGC at the IF level usually adjusts the signal so that the full dynamic range of analog-to-digital conversion is utilized, without saturation. Sometimes, AGC utilizes pilot or reference tones or signals that are known, stored, or derived in the receiver to adjust IF AGC circuitry. In the digital domain, AGC circuitry may also use pilot or reference aids, or may operate blindly without the use of such overheard. For example, USSN 60/341,931, entitled "Self-initializing decision feedback equalizer with automatic gain control 5 by TJ. Endres et al.s filed Dec. 17, 2001, which is incorporated herein by this reference, describes an automatic gain control (AGC) circuit that is nested with a decision feedback equalizer (DFE) structure, which operates on novel ereor signals that are blind (do not use training, reference, or pilot aids). Similarly, USSN 10/246084, entitled, "Adaptive expanded information capacity for communications systems," by C. Long et al., filed September 8, 2002, which is incorporated herein by reference, describes a similar feedback AGC circuit that is nested with an equalizer and uses decision-directed (DD) error adjustment.
Timing recovery refers to the process of synchronization to correct baud sampling frequency and phase. Sometimes, the oscillator clock that adjusts the analog-to-digital converter (ADC) at the input to the receiver is adjusted in frequency and phase. Alternatively, the sampled data in the receiver can be interpolated to achieve proper baud sampling. This second approach can reduce complexity by eliminating costly oscillator circuitry needed to control the ADC in the first approach. Timing recovery methods sometimes try to detect zero-crossings of the received signal in the time domain. As such, some methods apply filtering techniques to upper and lower band edges of the data spectrum. For example, see USPN 5,872,815 by C. Strolle et al, entitled "Apparatus for generating timing signals for a digital receiver" which is incorporated by this reference. Alternatively, another approach uses a decision-directed (DD) technique, usually requiring feedback from a decision device, or slicer, or quantizer. The DD methods described by Mueller and Muller in "Timing recovery in digital synchronous data receivers," IEEE Transactions on Communications, vol. COM-24, no. 5, May 1976, which is incorporated by this reference, are widely applied. Other blind algorithms, usually applied solely to equalization, have lately been successfully applied to timing recovery, too. For example, Guglielmi et al. in "Joint Clock Recovery and Baseband Combining for the Diversity Radio Channel," LEEE Transactions on Communications, vol. 44. p. 114-117, Jan. 1996, which is incorporated by this reference, jointly applies a Constant Modulus Algorithm (CMA), originally proposed by D.N. Godard in "Self- recovering equalization in two-dimensional data communication systems," IEEE Transactions on Communications, vol. 28, no. 11, pp. 1867-1875, Oct. 1980, which is also incorporated by this reference, for equalization, to joint optimization of equalization and timing recovery. This joint optimization is further analyzed by Chung et al. in "Timing Recovery Based on Dispersion Minimization," Proceedings of the 2001 Conference on Information Sciences and Systems, March 2001 which is incorporated by reference.
Equalization in a digital communications receiver is analogous to an equalizer on a stereo system: the equalizer filters the distorted, received waveform (from a tape head or RF antenna) and tries to mitigate distortions and restore the signal properties of the original source. In a digital communications receiver, filter mismatches in transmitter and receiver, finite-precision implementation, and propagation channel effects induce inter- symbol interference (ISI), in which the receiver processes a signal that contains multiple, delayed and weighted copies of the transmitted signal. For example, reflections of the RF signal from a large building will induce ISI (or multipath), and reflections from an airplane will induce multipath distortion with a time-varying Doppler component. Since the exact chaimel characteristics are not known apriori at the receiver, the equalizer is usually implemented with adaptive methods. Adjustment of filter coefficients can be done with trained equalization methods, relying on the embedding of a pre-determined training sequence in the transmitted data. Usually, equalizer coefficient convergence relies on multiple transmissions of the training sequence, and the channel characteristics are also time varying, requiring periodic re-training. The Least Mean Squares (LMS) algorithm, which was proposed by Widrow, McCool, and Ball, in The Proceedings of the IEEE, vol. 63, no. 4, pp. 719-720, April 1975, which is incorporated by reference, minimizes a Mean Squared Error (MSE) cost function and is a stochastic gradient descent update rule utilizing the training sequence. Alternatively, blind methods do not rely on a reference signal, or derive a reference signal from the data itself, and are therefore desirable, since in the absence of a training signal, revenue-generating user data can instead be transmitted. A common blind equalization method replaces the reference signal in the LMS algorithm with the receiver's best guess at the data, and is referred to as Decision Directed LMS (DD-LMS), as proposed in a paper entitled "Techniques for adaptive equalization of digital communication systems," by R.W. Lucky, in the Bell Systems Technical Journal, vol. 45, no. 2, pp. 255-286, Feb. 1966 which is incorporated by reference. Unfortunately, DD-LMS needs a reasonably low percentage of incorrect decisions to prevent algorithm divergence, and is therefore impractical from a cold-start initialization. Godard' s CMA is an attractive alternative that provides robust signal acquisition in harsh environments. These algorithms are sometimes applied to linear, finite-impulse response (FIR) filters, or decision feedback equalizer (DFE) structures, in which an FIR filter is embedded in a feedback loop (so that the overall impulse response is infinite) that processes hard decision samples from a decision device, slicer, or quantizer. USSN 60/341,931 by TJ. Endres et al. entitled "Self-initializing decision feedback equalizer with automatic gain control," which is incorporated by reference, uses novel, adaptive combining techniques of soft and hard decision samples in a DFE structure with CMA, LMS, and DD-LMS for robust, blind acquisition and re-acquisition.
Synchronization to carrier frequency and phase is usually done in stages, including, for example, RF to IF translation, LF to passband (or near baseband), and translation to precise baseband. Since the receiver in a coherent communications system must ultimately make hard decisions for symbol estimates, the data-bearing RF signal must ultimately be brought down to precise baseband. Synchronous or quasi-synchronous detectors can be used for intermediate translations. Translation to precise baseband can be done in a DD fashion, by nesting a phase-locked loop with the slicer and equalizer. For example, the instantaneous phase offset between slicer input and output is detected, filtered, and used to drive an oscillator in "Digital Communication" by E.A. Lee and D. G. Messerschmitt, Kluwer Academic Publishers, 1994, which is incorporated by reference. The PLL can be closed at various points within the equalizer. For example, Strolle et al describe alternative DFE architectures for reception of digital television signals that include a DD carrier loop, deriving its input from slicer input and output, but derotating the received signal to precise baseband at various points within the DFE structure. (See: Feasibility of reliable 8-VSB reception," CH. Strolle, S.N. Hulyalkar, T J. Endres, Proceedings of the NAB Broadcast Engineering Conference, Las Vegas, NV, pp. 483-488, April 8-13, 2000, which is incorporated by reference.)
The present invention relates to the joint, adaptive, control of physical layer functions that govern equalization, baseband synchronization to precise carrier phase and frequency, baud sampling phase and frequency, and automatic gain control in the digital domain.
Summary of Invention
In accordance with certain aspects and embodiments of the present invention, physical layer functions governing equalization, translation to precise baseband, synchronization of sampling phase and frequency, and automatic gain control in the digital domain are jointly controlled and adapted with a central signal processing and logic block.
Brief Description of Drawings Other aspects, features, and advantages of various aspects and embodiments of the present invention will become more fully apparent from the following detailed description, the appended claims, and the accompanying drawings in which:
Figure 1 shows a typical prior-art communication system that may be employed for transmission of digital signals;
Figure 2 shows a block diagram of timing recovery, equalization, canier recovery, and automatic gain control, jointly controlled by a central signal processing block in accordance with certain aspects and embodiments of the present invention;
Figure 3 shows a block diagram of the preferred embodiment of Feedback AGC, showing adaptation of gain value at each symbol instance, and error term selection using control signals in accordance with certain aspects and embodiments of the present invention;
Figure 4 shows a block diagram of alternative embodiment of Feedback AGC, showing error term generation, and bandpass filtering using cascaded low-pass and high- pass filter sections, in accordance with certain aspects and embodiments of the present invention;
Figure 5 shows a block diagram of Canier Loop nested with Equalizer and Slicer, used to translate the received signal to precise baseband;
Figure 6 shows a block diagram of Decision Feedback Equalizer (DFE) in accordance with certain aspects and embodiments of the present invention;
Figure 7 shows a block diagram of Timing Recovery Loop and its control by Signal Processing, Logic, and Control Block in accordance with certain aspects and embodiments of the present invention; Figure 8 shows a Phase Detector for Timing Recovery Loop and its control by the Signal Processing, Logic, and Control Block;
Figure 9 shows the: Signal Processing, Logic, and Control Block;
Figure 10 shows a conceptual illustration of combining weight calculation;
Figure 11 shows a circuit used to calculate combining weight λ( ) in accordance with certain aspects and embodiments of the present invention;
Figure 12 shows a conceptual drawing illustrating two possible templates used to discern a control signal in accordance with certain aspects and embodiments of the present invention; and
Figure 13 shows a flow diagram illustrating the update of array index £ in accordance with certain aspects and embodiments of the present invention.
Detailed Description
Figure 1 depicts a typical prior art digital communication system. Transmitter station 100 is coupled to receiver 150 by propagation medium 147. The propagation medium could be a cable, telephone twisted-pair wire, satellite link, terrestrial link, or fiber optic connection, for example. Transmitter station 100 includes an information source 110, that contains the content such as data, audio, or video, which is to be communicated to the receiver 150. The information source 110 is coupled to encoder 120, which formats the information in a manner suitable for digital communication, typically in accordance with a given standard or protocol. The encoder 120 is coupled to modulator 140, which is also coupled to a quadrature oscillator 130. The modulator 140 uses the signal from the quadrature oscillator 130 to modulate the encoded information provided by encoder 120 onto a suitable Radio Frequency (RF) carrier frequency in amplitude and phase. The modulated signal from modulator 140 is coupled to transmit antenna 145 for transmission into propagation medium 147.
The receiver 150 receives the RF signal from propagation medium 147 via receiver antenna 149. Receiver antenna 149 is coupled to tuner 160. Tuner 160 is set to receive the RF signal in the desired frequency range, while rejecting signals in nearby or adjacent frequency ranges. Tuner 160 may provide automatic gain control at the RF frequency and also downconvert the received signal to an intermediate frequency (LF) before passing the signal to the analog IF Processing block, 162. Analog LF processing prepares the signal for analog-to-digital conversion, applying filtering and gain control, before passing the signal to the Front End Processing block 165. Front End Processing block 165 samples the signal with an analog-to-digital converter and may contain further automatic gain control and filtering, digital downconversion in frequency, and quadrature demodulation to split the signal into in-phase (I) and quadrature-phase (Q) samples. Front End Processing block 165 is coupled to Timing Recovery module 170 that determines a connect sampling phase. Timing Recovery module 170 may adjust the sampling phase by interpolating the data samples, or adjusting the phase and sampling frequency of the analog-to-digital converter in Front End Processing block 165. Timing Recovery module 170 is coupled to Equalizer 175, which is used to mitigate the distortions, such as inter-symbol interference and noise, that are introduced by the propagation medium 147, transmitter 100, Tuner 160, IF Processing block 162, receiver Front End Processing block 165, and receiver Timing Recovery module 170. Equalizer 175 is coupled to Carrier Recovery module 180, which detects residual offset in frequency and phase. The detected canier offset in Carrier Recovery module 180 may be supplied back to the Equalizer 175 for translation of equalized samples to precise baseband, or used to adjust the downconversion process in Front End Processing block 165, or both. Also coupled to Equalizer 175 is Feedback AGC module 177, which works in conjunction with Equalizer 175 to detect and coreect rapid amplitude variations in the received signal. The output of Equalizer 175 is coupled to Error Correction module 185, which detects and corrects bit errors in the recovered bit stream. The Error Correction module 185 is coupled to Decoder 190, which decodes the bit stream in accordance with the standard or protocol used in the Encoder 120 of Transmitter 100. The decoded bits from Decoder 190 represent the recovered information source, consisting of data, audio, or video, and are supplied to a user interface 195. Certain aspects and embodiments of the present invention are manifested in the joint, adaptive, blind control of Equalizer 175, Carrier Recovery module 180, Timing Recovery module 170, and Feedback AGC module 177.
Figure 2 shows a block diagram of aspects of one embodiment of the present invention, including a Timing Recovery module 210, Feedback AGC 240, Carrier Recovery Loop 250, two Adaptive Equalizer filters 220 and 230, and a Signal Processing, Logic and Control Block 260. The Slicer 270 is a nearest-element decision device that outputs the point in the QAM source constellation that has closest Euclidean distance to the Sheer's input sample. Alternatively, a partial trellis decoder can be used that exploits channel coding and does not necessarily make nearest-element decisions. Next, we will describe the different operating modes for each of the Timing Recovery, Carrier Recovery, Feedback AGC, and Equalization functions that will be controlled by the Signal Processing, Logic and Control Block 260.
Feedback AGC
A primary goal of the Feedback AGC is to provide quick, robust gain compensation of the signal that is input into the Slicer. Tins gain compensation may be required as the result of dynamic multipath conditions or flat fades. Though the equalizer itself provides gain compensation of the signal by adjusting the scale of the adaptive filters' coefficients, such compensation can be slow, since a plurality of equalizer coefficients (sometimes hundreds) must move to scale the data appropriately. Therefore, the Feedback AGC provides a single, strictly positive gain value, and is designed to provide gain compensation more quickly than the equalizer is able to do. Two different Feedback AGC architectures are disclosed.
Feedback AGC Preferred Embodiment
The preferred embodiment of the Feedback AGC in the present invention utilizes techniques described in USPTO application no. 60,341,931, entitled "Self-initializing decision feedback equalizer with automatic gain control," by TJ. Endres et al., filed Dec. 17, 2001. These techniques rely on minimization of a specified cost function over the choice of gain value, and are implemented in an adaptive way with a stochastic gradient descent update rule.
The automatic gain control signal a(n) is a real, strictly positive scalar, that is calculated at each baud instance by
dJ a(n) = paa(n -ϊ) - μt da(n - 1)
where pa is a leakage factor used in practice to mitigate divergence due to finite- precision effects or quantization noise, and is chosen less than or equal to unity, but close to unity, J is the cost function to be minimized by choice of (n) , and μa is a real- valued, positive stepsize, chosen less than unity, and governs algorithm convergence rate, tracking capabilities, and stochastic jitter.
Different cost functions can be used, and these different cost functions will define different modes of operation that will be controlled by the Signal Processing, Logic and Control Block 260 in Figure 2.
Operational Mode 1: MSE-Like Cost Function The first operational mode of the Feedback AGC uses a Mean Squared Error (MSE)-like cost function, expressed as J = E{(| a(n - 1) • w(n - 1) • e~ΘW \q - \ w(n - 1) I")2}
where q is a positive integer and is set to one for the preferred embodiment. This cost function penalizes the squared difference in magnitudes between the slicer input and output, and is analogous to a mean squared error (MSΕ) cost function. The partial derivative calculation, denoted as ξ (n - 1) ≡ dJ/d (n - 1) , assuming coreect decisions and neglecting the expectation, for q = 1 , results in
ξ (n - 1) = [a(n - 1)- 1 w(n - 1) | - 1 w(n - 1) |]- 1 w(n - 1) |
where we have absorbed a factor of two into the stepsize μa , and used the fact that sign(a(n -1)) is always one since the automatic gain control signal is strictly positive by definition.
Since the automatic gain control signal, a(n) , is applied to multiplier 225 in Figure 2 at the current sample instance n, but also requires the use of the output of the multiplier 225 in its calculation, a delay of one sample has been inserted in the calculation of ξ (n — 1) and the cost function to keep the system causal.
An alternative embodiment of the present invention uses arbitrary positive integer q in the MSΕ-like cost function. See USPTO application no. 60,341,931 for a description of the update tenn for this case.
Operational Mode 2: CM-Like Cost Function The second operational mode of the Feedback AGC uses a Constant Modulus (CM)-like cost function, expressed as J = E{(| a(n - 1) • w(n - 1) • e i \q -γ)2}
This cost function has the advantage that it does not rely on hard decisions from the output of the Slicer. Letting q = 2 , taking the partial derivative and neglecting the expectation (as in the previous case for the MSΕ-like cost function) results in an error term for this cost function expressed as
ξ(n - 1) = a(n - 1)- 1 w(n - 1) |2 | a(n - 1) • w(n - 1) f -γ)
The constant γ is calculated as χ = E{\ s
Figure imgf000014_0001
, i.e., analogously to the Godard radius used in adaptation of the equalizer coefficients.
An alternative CM-like cost function uses q = 1. The error tenn from the partial derivative is found as
ξ (n - 1) =| w(n - 1) | -(| a(n - 1) ■ w(n - 1) | -/)
In this case with q = 1 , the Godard radius is calculated as γ = E{\ s |2}/E{| s \} .
Operational Mode 3: Combining ofMSE and CM Cost Functions The third operational mode of the Feedback AGC uses a linear combination of MSΕ-like and CM-like cost functions, h this case, the enor term derived from a MSΕ-like cost function is weighted by 1 - λ(n) , while the enor term derived from a CM-like cost function is weighted byλ(n) , and the results are summed to produce an enor term used to update the Feedback AGC gain in the stochastic gradient descent rule. This combining is expressed as
ξ(n - 1) = (1 - λ(n)) ■ ξMSE (n - 1) + λ(n) ■ ξCM (n - 1) The combining weight λ(ή) is time-varying and can be chosen among a variety of methods. For example, the combining weight can be set based on the signal-to-noise ratio, error rate, cluster variance, or number of symbols processed. In the preferred embodiment of the present invention, the combining weight is calculated in an adaptive method at each baud instance by the techniques discussed in USPTO application no. 60,341,931, by TJ. Endres et al., entitled "Self-initializing decision feedback equalizer with automatic gain control". Alternatively, the combining weight can be detennined from a look-up-table, which is addressed by the areay index that is described in the future sections of the present document.
Operational Mode 4: No Update The fourth operational mode of the Feedback AGC halts adaptation of the Feedback
AGC gain value. In this case, the error term is set to zero, ξ (n - 1) = 0 , and leakage is set to one, pa = 1. Hence, the new gain value is equal to the old gain value.
Enhancements: Averaging and Penalty Term The instantaneous enor tenn ξ (n - 1) , calculated in accordance with one of the four operational modes previously described, can be averaged before being applied to the stochastic gradient descent update rule to calculate the automatic gain control signal a(n) , to induce memory in and reduce the variance of the enor signal. For example, the enor term used in the stochastic gradient update can be calculated as
ξ(n -ϊ) = (l - pagc) -ξ(n - 2) + pagc - ζ(n -ϊ)
with automatic gain control signal updated by
a(n) = paa(n - 1) - μ (n - 1) O 2004/075469
where pagc is chosen greater than or equal to zero, but less than or equal to one, and is a leakage factor. Selecting pagc = 1 represents no leakage and induces no memory in the error term, h this case, the error term relies purely on the unity-delayed samples and ξ(n-ϊ) = ξ(n-l) .
To reduce undesired interaction between the Equalizer and Feedback AGC, a penalty term can be added to the cost function. This extra term penalizes gain values that are different from a target value, I" . For example, the cost function including the penalty term is expressed as
J + β- (a(n -l) -T)2
where β is a small, non-negative weighting factor for the additional penalty tenn. The automatic gain control value is then updated according to
a(n) = paa(n - 1) - μaξ(n - \)- μa - β - (a(n - 1) - r) .
The product μa ■ β can be collapsed into a single value, to ease implementation.
Figure 3 shows a block diagram of the preferred embodiment of the Feedback AGC in accordance with certain aspects and embodiments of the present invention. Signals w(n) and w(n) , the input to the Slicer after derotation and gain scaling, and the Slicer output, respectively, are input to the Error Term Generator 310, as well as the cunent age gain value, a(n) . Error Term Generator 310 calculates an instantaneous error tenn, ξ (n - 1) , responsive to the control bits from the Signal Processing, Logic, and Control Block (260 in Figure 2). The Signal Processing, Logic, and Control Block judges the demodulator's performance and assigns an error term to be used by the Feedback AGC. (We will later see how the adaptation strategy is made completely flexible and programmable by LUT swap in the Signal Processing, Logic, and Control Block.) The four operational modes of the Feedback AGC can be associated with the relative performance of the demodulator, according to, for example,
Figure imgf000017_0001
The instantaneous error term ξ(n -ϊ) is applied to a leaky integrator, comprised of multiplier 315, multiplier 325, and delay element 330, to induce averaging. The stepsize μa is applied in multiplier 335 to the averaged error term ξ(n -\) . Adder 340 sums the update error term, penalty term, and previous AGC gain value to produce an updated AGC gain value, a(n) . Leakage to avoid finite precision effects can be applied in multiplier 345 with leakage factor pa to the previous AGC gain value, a(n -\) , supplied by delay element 360. The previous AGC gain value, a(n -ϊ), is also applied to summer 350 where a difference is formed with target threshold T . This result is multiplied by the weighting factor — μa β in multiplier 355. The updated AGC gain value from adder 340, a(n) , is also fed back to the Enor Tenn Generator 310 to form the next instantaneous error term.
Feedback AGC Alternative Embodiment
An alternative embodiment of the Feedback AGC uses a bandpass control loop to adjust the AGC gain value. The bandpass characteristic is designed so that the rise (or attack) time of the Feedback AGC is very fast (about a few symbol periods) compared to the decay time of the Feedback AGC (hundreds or thousands of symbol periods). The gain value of the Feedback AGC decays to a prescribed threshold, nominally unity, as time goes to infinity. Hence, in a dynamic environment the overall gain of the received signal is quickly adjusted by the Feedback AGC and seamlessly transferred to the Equalizer.
Figure 4 shows a block diagram of this alternative embodiment of the Feedback AGC in accordance with certain aspects and embodiments of the present invention. The loop is configured as a second order control loop with zero response at DC. The loop is sampled at the symbol rate.
The control loop derives the gain value from an error penalizing the difference of the ratio of the magnitudes of soft to hard decisions from a target value, for example, unity. The complex magnitude (square root of sum of real and imaginary components squared) of the equalizer output sample, w(ή), is calculated in the CABS block 405. Look-up- table 410 stores inverse magnitudes of constellation points, and is addressed using the hard decision samples, w(n), or indices associated with these hard decision samples, coming from the Slicer. Multiplier 415 forms the ratio of magnitudes of soft to hard decision samples, and this is termed the magnitude enor and denoted as
Figure imgf000018_0001
Adder 20 takes the difference of the magnitude error from a target threshold, T . nominally unity, and fo ns the loop enor, denoted as
Figure imgf000018_0002
The loop error, Bvm(n), is first filtered by a low pass section that has transfer function
H(z) = 1\ *
Q. - aLz ) Adder 425 sums the loop error E («) with a delayed and scaled version of the low pass output. Delay element 435 delays the low pass signal / . Control signal reset is used to clear the contents of delay element 435 and output a zero-value from mux 440 instead of the output of delay 435. The output of mux 440 is multiplied with low pass scale aL in multiplier 430. Low pass scale L is used to set the breakpoint of the low pass filter section. The output of multiplier 430 is summed with the input to the low pass section in adder 425. The low pass signal / is scaled by low pass gain, β , in multiplier 445, producing the output of the low pass section, f , also used as the input to the high pass section.
The high pass section has transfer function
Figure imgf000019_0001
Signal f is summed with a delayed and scaled version of signal fhint in adder 450, producing signal fhint . Signal fltM is delayed in delay element 460. Control signal reset is used to clear the contents of delay element 460 and output a zero-value from mux 465 instead of the output of delay element 460. The output of mux 465 is multiplied with high pass scale aH in multiplier 455. High pass scale aH is used to set the breakpoint of the high pass filter section. The output of mux 465 is also subtracted from signal fhint in adder 470, producing high pass signal fh . High pass signal fh is scaled by high pass gain, βH , in multiplier 475, producing the high pass output signal, f .
The high pass output f is added back to the target threshold, Y , in adder 480, producing the calculated Feedback AGC gain value. Upon reset, however, mux 485 selects a unity-valued gain signal instead of the calculated AGC gain value. Using control signal FbagcFixedScaleEn, mux 490 sets the AGC gain value to programmable gain value FbagcFixedScale instead of the calculated gain value.
For a baud rate of approximately 613 KHz, nominal gain and scale values can be set to:
Figure imgf000020_0002
The Signal Processing, Logic and Control Block 260 in Figure 2 controls this alternative embodiment of the Feedback AGC in accordance with certain aspects and embodiments of the present invention by selecting between one of the following operational modes at each baud instance.
Operational Mode 1: Decision Directed
When the Feedback AGC is operated in a decision directed (DD) mode, the magnitude evcox is found as
Figure imgf000020_0001
and the filtering is as described above for Figure 4.
Operational Mode 2: Freeze
When the Feedback AGC is operated in a Freeze mode, the system clocking of the circuit in Figure 4 is disabled, so that all memory contents, including the output AGC gain value, remain unchanged. Effectively, this circuit is bypassed, and there is no change to the internal state.
Operational Mode 3: Fixed Scale
When the Feedback AGC is in Fixed Scale mode, all internal calculations are performed. However, mux 490 in Figure 4 replaces the calculated gain value with the value of the programmable register FbagcFixedScale.
Operational Mode 4: Reset
When the Feedback AGC is in Reset mode, the accumulators 435 and 460 are set to zero, mux's 440 and 465 output a zero-valued sample, and mux 485 outputs a unity-valued sample for the AGC gain value.
Carrier Loop
The goal of the final stage of carrier recovery is to translate the received signal to precise baseband in the synchronous demodulator. A precise baseband signal is needed to form hard decision samples, or symbol estimates, in the Slicer. A Canier Recovery loop is used to track out any residual canier frequency or phase offset, and phase noise introduced in the demodulation process, hi Figure 2, the conjugated output e~j'θ<'") of the Carrier Loop 250 is used to de-rotate the passband Equalizer output to precise baseband in multiplier 225, while the output e+J'ΘM of the Carrier Loop 250 is used to re-rotate the baseband Slicer output to passband in multiplier 235.
The Carrier Loop 250 is described in more detail in Figure 5. This carrier loop uses a decision-directed (DD) phase error in a second order, (digital) phase locked loop with a numerically-controlled oscillator (NCO) to produce the sin and cosine terms needed to perfonn the de-rotation and re-rotation of Equalizer and Slicer outputs, respectively. Decision-directed phase and frequency recovery is discussed in the textbook by Lee and Messerchmitt, entitled Digital Communication, Appendix 17-B, Kluwer Academic Publishers, Norwell, MA, Second Edition, 1994, which is incorporated by this reference.
In Figure 5, the baseband equalizer output, w = w7 + j • wσ is supplied as input to Slicer
270, and also to Coarse Tune Hard Decision Block 505. This block is not discussed in Lee and Messerschmitt, and is used in certain aspects and embodiments of the present invention. Coarse Tune Hard Decision Block 505 provides an alternative hard decision sample than the one supplied by the Slicer, a nearest-element decision device. The alternative hard decision samples can be used in more of an acquisition state, while the hard decision samples from the Slicer are generally more reserved for tracking or steady- state demodulator operation. Coarse Tune Hard Decision Block 505 can be configured in various operating modes to produce alternative hard decision samples.
Coarse Tune Hard Decision Operating Mode 1, Linear Combination of Soft and Hard: In this preferced embodiment of the Coarse Tune Hard Decision Block 505, the alternative hard decision sample, wA , is formed by taking linear combinations of soft decision samples from the equalizer and hard decision samples from the Slicer,
wΛ = (ϊ — λ) - w + λ - w
where the real-valued combing weight λ is greater than or equal to zero but less than or equal to unity, and is selected adaptively. Methods to determine the combining weight are described in USSN. 60/341,931, entitled "Self-initializing decision feedback equalizer with automatic gain control," by TJ. Endres et al., filed Dec. 17, 2001, which is incorporated by reference, and will also be described in the sequel.
Coarse Tune Hard Decision Operating Mode 2, Quadrant Mapping:
An alternative embodiment of the present invention uses Quadrant Mapping of the soft decision sample. The basic goal of generating an alternative hard decision sample using Quadrant Mapping is to estimate the quadrant in I Q space in which the soft decision sample belongs, and scale the sample depending on the modulation format. This simple operation is expressed by selecting the alternative hard decision sample, wA , according to
wΛ = A - (sign(Wj) + j sign(wQ))
where Δ is a real- valued, positive scalar that can be selected according to the modulation format.
Coarse Tune Hard Decision Operating Mode 3, Reduced Constellation: Certain alternative embodiments of the present invention quantize the soft decision sample not to the nearest element of the source alphabet (as the Slicer does), but to the nearest element of a subset of the source alphabet. This is refened to as a reduced constellation since only part of the source constellation is used to generate the alternative hard decision sample.
Coarse Tune Hard Decision Operating Mode 4, Reduced Precision: Suppose that the baseband soft decision sample, w , is represented by M bits, while the Sheer's hard decision sample needs only N bits to be exactly represented, with M>N. An alternative hard decision sample is found by rounding and saturating the end points of the soft decision sample, to a bit-width P, where M>P>N. For example, suppose the soft decision sample is represented by M=16 bits, but only N=7 bits are needed to precisely represent the Slicer hard decision sample on the constellation grid. Then an alternative hard decision sample can be found by formatting the soft decision down to P=P or P=10 bits.
Coarse Tune Hard Decision Operating Mode 5, Arbitrary Nonlinearity: The Coarse Tune Hard Decision Block 505 can also generate alternative hard decision samples according to an arbitrary nonlinear curve, without memory. For example, a hyperbolic tangent curve can be approximated. These operating modes are selected using input signal "control 3" to Coarse Tune Hard Decision Block 505. Input signal "control 3" is supplied from the Signal Processing, Logic, and Control Block (260 in Figure 2) at each baud instance in accordance with certain aspects and embodiments of the present invention.
The alternative hard decision sample that is output from The Coarse Tune Hard Decision Block 505 in Figure 5 is supplied to mux 510. Mux 510 selects which hard decision sample is supplied to the Phase Detector 515, from among the hard decision sample from the Slicer and the alternative hard decision sample from the Coarse Tune Hard Decision Block 505. Mux 510 is controlled by input signal "control 1" that is supplied from the Signal Processing, Logic, and Control Block (260 in Figure 2) at each baud instance in accordance with certain aspects and embodiments of the present invention.
The Phase Detector 515 derives an instantaneous estimate of the phase error between soft and hard decisions, and is described in Lee and Messerchmitt, Digital Communication, Appendix 17-B, Kluwer Academic Publishers, Norwell, MA, Second Edition, 1994, which is incorporated by reference. Using a small angle approximation, the phase error estimate is calculated according to
wr w, Wr W, o w2 + w0 2
where w = wf + j wQ is the baseband soft decision sample, and w - Wj + j wQ is the hard decision sample supplied from mux 510. hi practice, the denominator is sometimes omitted.
For the preferred embodiment of the Coarse Tune Hard Decision Block 505, using Operating Mode 1, the hard decision sample used in the phase enor calculation is the weighted sum of soft decision samples from the Equalizer and hard decision samples from the Slicer, using adaptive combining weight λ . When λ = 0 , signal quality is very good, and the instantaneous phase estimate is calculated with a hard decision sample that is equal to the Slicer hard decision sample, as intended in Lee and Messerchmitt, Digital Communication, Appendix 17-B, Kluwer Academic Publishers, Norwell, MA, Second Edition, 1994. However, when λ = 1 and signal quality is poor, the instantaneous phase estimate, φ , collapses to zero, which corresponds to no update to the phase and frequency produced by the PLL. hi an acquisition state of the demodulator, when signal quality is poor, and hard decision samples are more unreliable, it is desirable to halt adjustment of frequency and phase that could slow or event prevent convergence of the loop. Hence, adaptively combining soft decisions from the Equalizer and hard decisions from the Slicer, the PLL is automatically transitioned among acquisition and tracking states, and halted (or slowed) when signal quality worsens and its inputs become unreliable.
The output of Phase Detector 515 is supplied to mux 520. Mux 520 selects from among Phase Detector 515 output or a zero-value. Mux 520 is controlled by signal "control 2", that is supplied from the Signal Processing, Logic, and Control Block (260 in Figure 2) at each baud instance in accordance with certain aspects and embodiments of the present invention.
The output of Mux 520 is supplied to Loop Filter 599. Multiplier 530 applies proportional control by multiplication with τx , a programmable real- alued scalar, while multiplier 525 applies integral control by multiplication with τn , a programmable real- valued scalar. The output of multiplier 525 is then integrated in adder 535 and delay element 540. The output of adder 535 is the integral control, and is summed in adder 545 with the proportional control from multiplier 530. Adder 545 supplies the Loop Filter 599 output to the NCO 598.
Numerically-controlled oscillator (NCO) 598 integrates the signal from adder 545 (Loop Filter 599 output) in adder 550 and delay element 555. The output of adder 550, representing instantaneous phase of the desired sinusoid, is supplied to a Sin/Cos Generator 560. Sin/Cos Generator 560 uses prior art techniques, such as LUT storage of sinusoid, in whole or part, or direct calculation of approximation by Taylor (or other) series, for example, to provide sine and cosine terms. These sine and cosine terms are used to de-rotate the Equalizer soft decision sample by e~j'θ{-n) , and also to re-rotate the Slicer hard decision sample by e*j'ΘM .
Equalization
One preferred embodiment of the Equalizer portion of the present invention is extracted from Figure 2 and drawn in Figure 6. This equalizer architecture is a Decision Feedback Equalizer (DFE) with both forward and feedback filters operating in the passband, that uses prior art techniques described in USSN 60/341,931, entitled "Self-initializing decision feedback equalizer with automatic gain control," by T J. Endres et al., filed Dec. 17, 2001 which is incorporated by reference.
h Figure 6, the received signal, r(n) , is a passband sample that is supplied from Timing Recovery Block 210 in Figure 2. Forward filter 220 may operate at the baud rate or faster, in which case the equalizer is said to be fractionally-spaced, and exploits temporal diversity. Also, the forward filter 220 may receive multiple inputs, as from multiple antennas, to exploit spatial diversity. Temporal or spatial diversity use a multi-channel forward filter. For simplicity, however, a single forward filter 220 is shown, and extension to a multi-channel model is understood by one skilled in the art.
Forward filter 220 is a finite impulse response (FIR) filter, computing its output according to the convolution sum
Λ(/ = /o(«) - r(«) +/;(») - r(n -l) +/2(n) - r(« - 2) + ... + /L/_1(/z) - r(n -I/ + l)
where r(n) is the sample sequence input to forward filter 220, x(n) is the output sample sequence of forward filter 220, f. are the forward filter coefficients (or parameters,) and Lf is the number of forward filter coefficients. Note that the forward filter coefficients are also shown with time index n to indicate that the forward filter 220 is adaptive.
The feedback filter 230 is not multi-channel, and is a FIR filter that calculates its output according to the convolution sum
y(n) = g0 (n) v(n) +g, (n) • v(n - 1) +g2 (n) v(n - 2) + ... + gLg _λ (π) • v(n -Lg + Ϊ)
where v( ) is the sample sequence input to feedback filter 230, y( ) is the output sample sequence of feedback filter 230, gi are the feedback filter coefficients (or parameters,) and Lg is the number of feedback filter coefficients. Note that the feedback filter coefficients are also shown with time index n to indicate that the feedback filter 230 is adaptive. Though the feedback filter 230 is a FIR filter, it is embedded in a feedback loop, so that the equalizer has an overall impulse response that is infinite.
Adaptation of the forward filter 220 coefficients and feedback filter 230 coefficients uses a stochastic gradient descent update rule:
f(n + 1) = f(n) - μf • χ*(n) e(n) g,(n + 1) = gt(n) - μg φ (n) e(n)
where ()* represents complex conjugation, and μf and μg are small, positive stepsizes governing algorithm convergence rate, tracking capabilities and stochastic jitter. Using simplified updates, the data used in the adaptation equations are set to χ(n) = r(n) and φ(ή) = v(n) . The error term, e(n) , depends on the operating mode of the Equalizer and is controlled by the Signal Processing, Logic and Control Block 260 (in Figure 2). The various operating modes will be discussed later in this section. Setting χ(n) = r(n) and φ(n) = v(n) in these equations used to adapt forward filter 220 and feedback filter 230 coefficients is referred to as "simplified updates," since the step known as regressor filtering is omitted. True cost function minimization requires an extra stage of filtering for the regressor data of the forward filter 220 and the feedback filter 230 in the adaptation process, using the current equalizer coefficients. Such regressor filtering is often omitted in practice to ease implementation. Regressor filtering is described in Chapter 5 of "Theory and design of adaptive filters" by J.R. Treichler, CR. Johnson, Jr., and M.G. Larimore, Prentice Hall, 2001 which is incorporated by reference. One skilled in the art would recognize how to modify the regressor data used in the adaptation equations above to incorporate the extra stage of regressor filtering.
Adder 215 combines the outputs of forward filter 220 and feedback filter 230, x(n) and y( ) , respectively, to form sample sequence w(n) . Sample sequence w(n) is refened to as passband soft decision samples. Multiplier 225 applies de-rotation from the Carrier Loop 250 by e'J'ΘW and gain scaling from the Feedback AGC 240 by a(n) . The output of multiplier 225 is denoted w(n) and referred to as baseband soft decision samples. These basband soft decision samples are input to Slicer 270. Slicer 270 is a nearest- element decision device that outputs a hard decision, w(n) , corresponding to the source alphabet member with closest Euclidean distance to its input sample. The hard decisions, w(n) , from slicer 270 are re-rotated to the passband by application of Carrier Loop 250 signal e+j'θ(n) , and re-scaled by Feedback AGC 240 signal a(n) in multiplier 235.
The output of multiplier 235 is weighted by \ - λ(n) in multiplier 245, and the signal w(n) is weighted by λ(n) in multiplier 265. Signals \ — λ(n) and λ(n) are real-valued, adaptive combining weights provided by Signal Processing, Logic, and Control Block 260 (in Figure 2) and are greater than or equal to zero, but less than or equal to unity. The weighted signals from multipliers 245 and 265 are summed in adder 255 to form feedback sample v(n) , used as input data to feedback filter 230.
The operational mode of the Equalizer is determined by error term, e(n) , whose selection is governed by the Signal Processing, Logic, and Control Block 260 (in Figure 2). These operational modes are next described. Operational Mode 1: LMS The Least Mean Squares (LMS) algorithm minimizes a Mean Squared Error (MSE) cost function that penalizes the squared difference between source sequence s(n) (in Figure 1) from the transmitter, and Equalizer output w( ) . In practice, the Receiver 150 in Figure 1 stores or derives a replica of a training sequence, and the trained LMS algorithm uses error term
eInιs(n) = ( n) s(n))- e+i θM
so that e(n) is set to elms(n) . The baseband error tenn is re-rotated back to passband by multiplying the baseband error term with the sine and cosine terms from Carrier Loop 250. The training sequence is usually periodically resent, wasting valuable bandwidth.
In the absence of a training sequence, the output of Slicer 270 is used instead. Replacing s(n) with w(n) in the LMS error term is called Decision Directed (DD) LMS and uses the error term e!ms(n) = {Hn) - (n))-e+j θ >
so thate(«) is set to elms(n) .
When this operational mode is selected, training sequence data is used in the LMS calculation; else, hard decision samples are used in the LMS calculation. It is understood that modifications to these LMS error terms, using MSE techniques, to suit the specific application, are obvious to one skilled in the art.
Operational Mode 2: CMA The Constant Modulus Algorithm (CMA) minimizes the Constant Modulus (CM) cost function and calculates an error term without the use of a training sequence. Hence, it is classified as a blind algorithm. The CM criterion penalizes the dispersion of the magnitude squared of the equalizer output sample from a predetermined scalar. The preferred embodiment of the present invention calculates the CMA error term according to
eα∞(») = w(/0 - (| w(H) |2 -7
where γ is a predetermined, real-valued scalar refened to as the Godard radius, or dispersion constant, and is usually determined from the source alphabet asχ = E{\ s(n) \4}/ E{\ s(n) \2} . Notice that the passband soft decision sample w(n) is used in the CMA error term calculation, so that there is no multiplication required with sine and cosine terms. This sample is prior to Feedback AGC gain scaling in multiplier 225 (Figure 6). The inventors have determined that the use of soft decision sample prior to gain scaling in the CMA enor term calculation reduces undesirable interaction between Equalizer 220 and Feedback AGC 240, compared to using the soft decision sample after gain scaling, i this case, e(n) is set to ecmα(n) .
An alternative embodiment of the present invention calculates the CMA enor tern according to
ecmα(π) = w(n) - (\ w(n) \2 -r) - e+J-Θi")
hi this case, e(n) is set to ecmα (n) .
These CMA error terms described are of order 2, as described by Godard. It is understood that modifications to these CMA error terms, using constant modulus techniques, to suit the specific application, are obvious to one skilled in the art. Furthermore, related Bussgang techniques, as summarized in chapter 2 of "Blind Deconvolution," Prentice Hall, written by S. Bellini, edited by S. Haykin, 1994, which work is incorporated by this reference, are generalizations of constant modulus techniques, and can be substituted for the described CMA error terms by one skilled in the art.
Operational Mode 3: Combined LMS and CMA Using the adaptive combing weights 1 - λ(n) and λ(n) provided by Signal Processing, Logic, and Control Block 260 (in Figure 2), a combined error term is calculated according to
e(ή) = λ(n) ehm (n) + (1 - λ(n)) ecma ( ) .
Operational Mode 4: Halt Adaptation In this operational mode, the equalizer coefficients remain unchanged, so that the error term is
e(n) = 0 .
The error terms described above are for the Equalizer in Figure 6 that has adaptive filters which operate in the passband. It is understood that modifications to these enor terms for equalizer architetctures with adaptive filters in the baseband, or for equalizer architectures with some adaptive filters operating in passband and others in baseband, are obvious to one skilled in the art.
Timing Recovery
The purpose of the Timing Recovery Loop (170 in Figure 1) is to adjust the sampling phase and frequency of the received data. When the sampling epochs are adjusted to correspond to top-dead-center of the pulse shape, no ISI is introduced from neighboring symbols, since the pulse shape (for example, a square root raised cosine filter) is usually designed to be zero-valued at integer multiples of the baud rate. To adjust the sampling epoch, most systems either adjust the sampling phase and frequency of the analog-to-digital converter (ADC), or interpolate the sampled data somewhere in the signal processing chain. Figure 7 captures both of these approaches in a block diagram of Timing Recovery Loop 170 interfaced with Signal Processing, Logic, and Control Block 260 in accordance with certain aspects and embodiments of the present invention.
In Figure 7, the received analog data rα(t) is sampled in Sample Generator 710, producing sampled data sequence r(ή) = ra(nT + τ) , where T is the sampling period and τ is the sampling phase. Sample Generator 710 may include an ADC with sampling period and phase that are adjusted by a clock provided by Reference Generator 740. Alternatively, Sample Generator 710 may include an ADC that samples data with a free- running clock, followed by a digital interpolator that is controlled by Reference Generator 740, for example, using a Numerically Controlled Oscillator (NCO).
Phase Detector 720 receives the sampled data r(n) , and computes a phase enor responsive to signals from the Signal Processing, Logic and Control Block 260 in accordance with certain aspects and embodiments of the present invention. Loop Filter 730 uses proportional and integral control to filter high-frequency signal components and integrate the phase enor for sampling frequency adjustment. The P.eference Generator 740 uses the loop enor signal from Loop Filter 730 to provide control signals for sampling frequency and phase adjustment in Sample Generator 710.
In accordance with certain aspects and embodiments of the present invention, the operating mode of the Timing Recovery Loop 170 is determined from the signals provided by the Signal Processing, Logic, and Control Block 260 by selecting the criterion by which the phase error signal is calculated in the Phase Detector 720. Figure 8 shows a block diagram of the logic in Phase Detector 720 using the control signals provided by the Signal Processing, Logic, and Control Block 260 to calculate a phase error signal ψ(ή) . The details of this block diagram will be apparent as the operating modes of Timing Recovery Loop 170 are discussed.
Operating Mode 1: Band Edge Band edge timing recovery methods are prior art techniques basically based on the maximization of Signal to Noise Ratio (SNR) of sampler output. Band edge timing recovery schemes such as in USPN 5,872,815 by C. Strolle et al, entitled "Apparatus for generating timing signals for a digital receiver," which is incorporated by this reference, are implemented in pass band by exploiting the band edges of the data spectrum in order to obtain the timing phase maximizing the sampler output energy.
Phase Detector 720 computes the base band equivalent band edge timing phase error signal by differentiating the following base band output energy cost function
o ~r _ eTL VV o -,
dr where eTL(n) is an error term (m this case derived from r(ή) ) and — is approximated in dτ a variety or prior art methods, for example, using FIR filters in Lee and Messerchmitt, Digital Communication, Appendix 17-B, Kluwer Academic Publishers, Norwell, MA, Second Edition, 1994 which is incorporated by reference.
With the cost function defined as
the band-edge phase error is em (n) = r(n) .
This operating mode is selected by the Signal Processing, Logic, and Control Block 260 through the four control bits Z)°~ 3. Bit D^L instructs Phase Detector 720 to calculate a phase error signal with its own internal data, rather than using data provided from Equalizer 175. The remaining control bits, D^3 , instruct Phase Detector 720 to calculate the specific error term selected by Signal Processing, Logic and Control Block 260.
Band edge timing recovery techniques work well for blind acquisition, provided there is sufficient signal power in the band edges. However, a single echo multipath ray can attenuate the signal power in the band edges, and prevent phase lock.
Operating Mode 2: Calculate CMA An alternative blind approach to timing recovery minimizes a CM cost function, JCM (r,τ) , of the sampled data r(n) with respect to timing phase x , as proposed by
Guglielmi et al. in "Joint Clock Recovery and Baseband Combining for the Diversity Radio Channel," LEEE Transactions on Communications, vol. 44. pp 114-117, Jan. 1996, which is incorporated by reference, and further described by Chung et al. in 'Timing Recovery Based on Dispersion Minimization," Proceedings of the 2001 Conference on Information Sciences and Systems, Mar. 2001, which is incorporated by this reference.
The phase error is found by differentiating the cost function with respect to timing phase, T . Using calculus, this differentiation is usually decomposed into
^^l = eTL(n) - ^ or or dr where eTL(n) is an error term (in this case derived from r(n) ) and — is approximated in dτ a variety or prior art methods, for example, using FLR filters in Lee and Messerchmitt, Digital Communication, Appendix 17-B, Kluwer Academic Publishers, Norwell, MA, Second Edition, 1994 which is incorporated by reference. (This same decomposition is used for each of the phase error signals that we will describe and are derived by minimizing a cost function.) The CMA error term is calculated as
eιτ(n) = r(n) - (\ r(n) \2 -r)
The CMA error term calculated by Phase Detector 720 is selected by Signal Processing, Logic, and Control Block 260 using control bits D°7 3. Bit D°L instructs Phase Detector 720 to supply a phase error signal that is calculated with an enor tenn using its own internal data, rather than using the enor term provided by the equalizer. In Figure 8, bit D°L controls mux 835 for this selection. Control bits, D^1 3 address mux 830 and are set according to the mux control table to select CMA. The derivative calculation in Derivative Calculator 810 uses sampled data r(n) . The error term provided by mux 830 is multiplied in multiplier 825 by the derivative provided by Derivative Calculator 810, creating the phase en-or signal.
Operating Mode 3: Calculate LMS A Mean Squared Error (MSE) style cost function JMSE(r,τ) is minimized over the sampled data r(n) with respect to timing phase τ by Chung in "Blind Parameter Estimation for Data Acquisition in Digital Communications Systems". Ph.D. Dissertation, Cornell University, Ithaca, NY, Aug. 2002 which is incorporated by reference. The phase error is found by differentiating the cost function with respect to timing phase, τ , and is of the form
eTL(n) =\ r(ή) - r( ) \
where f(n) is a locally generated or stored hard decision estimate of the current received sample, for example, from a training sequence, a local (to Timing Recovery Loop 170) slicer, a reduced constellation mapping, or other method.
The LMS error term calculated by Phase Detector 720 is selected by Signal Processing, Logic, and Control Block 260 using control bits D 3. Bit D°L instructs Phase Detector 720 to supply a phase enor signal that is calculated with an error tenn using its own internal data, rather than using the error term provided by the equalizer. In Figure 8, bit D°L controls mux 835 for this selection. Control bits, D^1 3 address mux 830 and are set according to the mux control table to select LMS.
Operating Mode 4: Calcidate Combo Error Term Using the adaptive combining weight, λ(ή) , provided by the Signal Processing, Logic, and Control Block 260, a combination enor tenn, comprised of CMA and LMS ercor temis calculated in Operating Modes 2 and 3, is calculated by Phase Detector 720 according to
eτL (n) = (l ~ λ(n)) ecm (n) + λ(n) ems (n)
hi Figure 8, the adaptive combining weight, λ(n) , is supplied to Error Term Calculator 820, and control bits D^ supplied by Signal Processing, Logic, and Control Block 260 are set to select the combination error term in mux 830. Control bit D°L selects a phase error in mux 835 that is supplied by multiplier 825. Operating Mode 5: No Update In this operating mode, the phase error is set to zero. Control bit L selects a phase error in mux 835 that is supplied by multiplier 825, while control bits D^1 3 select a zero- valued error term in mux 830.
Operating Mode 6: Use Error Term from Equalizer In this operating mode, the enor term calculated in Equalizer 175 is used in the phase error calculation. In Figure 8, Derivative Calculator calculates a derivative using the equalizer output w(n) instead of the received data r(n) . Control bit D°L selects a phase error in mux 835 that is supplied by multiplier 815, which multiplies the derivative from Derivative Calculator 810 with the equalizer enor term e(n) .
Joint, Adaptive Control of Equalization, Synchronization, and AGC
A block diagram of the Signal Processing, Logic, and Control Block 260 in accordance with certain aspects and embodiments of the present invention is shown in Figure 9. Error Term and Combining Weight Calculator 905 has two functions: (i) to provide candidate error temis (like CMA, LMS, and their combination) that are calculated from equalizer samples, and (ii) to provide combining weight λ(n) .
To calculate candidate enor terms, baseband and passband Equalizer 175 (Figure 1) output samples, w(ή) and w(n) , respectively, Slicer 270 ( Figure 2) hard decision output, w(n) , and sine and cosine terms from Canier Loop 180 are supplied to Error Term and Combining Weight Calculator 905. The combining weight λ(n) can be calculated by methods in accordance with USSN 60/341,931, entitled "Self-initializing decision feedback equalizer with automatic gain control," by TJ. Endres et al., filed Dec. 17, 2001, which are repeated here. The combining weight is chosen at each baud instance by comparing the distance of the baseband soft decision, w(n) , to its nearest element in the source constellation, and normalizing by the size of the decision region. This idea is illustrated in Figure 10, using a 16-QAM alphabet.
The left-hand-side of Figure 10 shows a 16-QAM constellation 1010, and the right-hand- side is an exploded view of a single decision region 1020 for the constellation point 1025. The width of the decision region is 2Δ , and the distance of the scaled soft decision 350 to the constellation point 1025 is therefore \ w(n) - w(ή) \ . Excluding outermost constellation points that have open decision regions, the ratio λ (n) =| w(n) - w(n) | / V2Δ does not exceed unity. For those outermost constellation points, if λ (n) exceeds unity, it is set to unity. Hence, on an instantaneous basis, λ (n) is bounded between zero and one, and provides an instantaneous measure of signal integrity: when the scaled soft decision 1050 is far from the hard decision (constellation point) 1025, λ(ή) is close to unity; when the scaled soft decision 1050 is close to the constellation point 1025, λ(n) is close to zero.
To add memory or induce averaging to the instantaneous combining weight λ(n) , a leaky integrator is used, and the value of combining weight λ(n) is calculated as
λ(n) = (1 - pλ) λ(n -l) + pλ - λ(n)
where pλ is the leakage term and is chosen less than or equal to one and greater than or equal to zero. Also, the combining weight λ(n) may be compared to two thresholds, Tu and TL . If λ(n) > Tυ , then λ(n) is set to a register value, for example, unity; if λ(n) < TL , then λ(n) is set to another register value, for example, zero. A circuit used to calculate the combining weight λ(n) in accordance with certain aspects of the present invention is shown in Figure 11. The baseband LMS error term is calculated and supplied to norm calculations 1105 and 1110, which calculate norms
£2 = e2 + eg and ^, =| e7 1 + 1 e0 | , respectively, where e7 is the real part and e0 is the imaginary part of the baseband LMS error term. Mux 1115 selects the desired norm calculation, and multiplier 1120 normalizes the result so that the maximum value of the product (neglecting constellation points with open-ended decision regions) is unity, according to the norm selected. Block 1125 clips the result to unity, accounting for those constellation points with open-ended decision regions.
Multiplier 1130, adder 1135, delay 1140, and multiplier 1145 comprise a leaky integrator, or averaging circuit. Multiplier 1130 scales the clipped value from block 1125 by the leakage amount pλ . This product is summed with the output of multiplier 1145 in adder
1135. The result is delayed in delay element 1140, scaled by the leakage amount 1 - pλ in multiplier 1145 and then supplied to adder 1135.
The output of adder 1135 is first compared to upper threshold Tυ in comparator 1155. If this first comparison is satisfied, the combining weight is set to programmable upper value Tυ —value in assignment block 1165. If this first comparison is not satisfied, the output of adder 1135 is next compared to lower threshold TL . If this second comparison is satisfied, the combining weight is set to programmable lower value TL - value in assignment block 1170. If this second comparison is not satisfied, the output of adder 1135 remains unchanged in assignment block 1175.
An alternative embodiment of the present invention calculates a combining weight λ(n) by indexing a programmable array of stored combining weight values, indexed by array index £ provided by Array Index Update block 975. Referring again to Figure 9, the Enor Term and Combining Weight Calculator 905 supplies candidate error terms to mux 910, and the baseband LMS enor term is split into in-phase (I) and quadrature-phase (Q) components and supplied to absolute value blocks 930 and 925, respectively. The absolute values of I and Q components are compared to threshold Te in comparison blocks 935 and 940, respectively. Comparison blocks 935 and 940 output a single bit each, designating true or false comparisons. Furthermore, the threshold Te used in comparison blocks 935 and 940 is adjusted over time and supplied by Array Block 980. The output bits of comparison blocks 935 and 940 are logically compared in AND gate 945, generating control signal in_box. This control signal is therefore an instantaneous indicator of the proximity of the soft decision sample to the hard decision sample, conditioned upon the current value of threshold Te .
A second control signal used in the Signal Processing, Logic, and Control Block 260 is generated based on the position of the hard decision sample in the source constellation, conditioned upon a prescribed template. For example, Slicer 270 supplies the symbol number (0... for M - ary QAM) prescribed to the hard decision sample in the constellation bit-to-symbol mapping (usually a type of grey code) to Region LUT 920. Region LUT 920 stores the desired template that is used to discern the second control signal. For example, Figure 12 shows two such templates, and associate a bit with each constellation point. The left-hand plol encompasses an approximate annulus, while the right-hand plot encompasses the 16 most inner constellation points. Each template is stored in a single column of Region LUT 920, with row index determined by the symbol number 0... . One preferred embodiment of the present invention uses 16 such templates, so that the size of Region LUT is Mxl6, and the array index £ ranges from 0...15. The symbol number of the bit-to-symbol mapping provided by Slicer 270 addresses the Region LUT 920 and selects a single row of the LUT contents, providing a 16-bit result. This 16-bit result is addressed by the array index £ in mux 985, producing a second control signal refened to as in_region. A third control signal used in the Signal Processing, Logic, and Control Block 260 is a training sequence indicator and is denoted by TR. This control signal is valid when the current sample is part of a training sequence sent by the transmitter, instead of bearing user data. It is apparent to one skilled in the art how to derive a training sequence indicator, for example using correlation techniques.
Control signals in_box and TR are logically compared in AND gate 950, and the result is supplied to an accumulator 970 that increments when the result is true. The accumulator 970 operates until a clear signal is provided by Array Index Update block 975, at which time accumulator 970 supplies its accumulated count, designated as Jτ , to Array Index Update block 975, and resets its accumulator value to zero.
Control signals in_box and in_region are logically compared in AND gate 955, and the result is supplied to AND gate 960, which logically compares this result with the complement of control signal TR. The result of AND gate 960 is supplied to accumulator 965 that increments when the result is true. The accumulator 965 operates until a clear signal is provided by Array Index Update block 975, at which time accumulator 965 supplies its accumulated count, designated as JD , to Array Index Update block 975, and resets its accumulator value to zero.
Array Index Update block 975 calculates array index £ ranging from 0...15 in the preferred embodiment of the present invention, according to the flow diagram in Figure 13. This circuit is executed at an integer multiple of the baud period, depending on the desired window length. For example, for systems operating in dynamic multipath conditions that are fast relative to the baud rate, this circuit may be executed every 64 or 128 baud iterations; but for systems operating in slowly changing signaling conditions relative to the baud rate, tins circuit may be executed only every 214 or 216baud iterations. Furthermore, the execution rate may be changed over the course of demodulator operation, for example, smaller at the start of demodulator operation to achieve rapid convergence, then increased once the array index has crossed a prescribed threshold. The circuit in Figure 13 uses two arrays of length P (16 in a preferred embodiment of the present invention), denoted by A{ and AD , and one threshold, denoted by H. The values Jo and Jτ from accumulators 965 and 970, respectively, and the current value of array index £ (usually initialized to zero at demodulator power up) are also used in this circuit. The left hand side of the circuit is used to increment anay index £ , while the right hand side is used to decrement array index £ . Decision block 1305 checks to see that the current value of array index £ does not exceed the maximum value, P-l. If the current value of array index £ is less than P-l, then decision block 1310 is entered; else, the array index £ camiot be incremented and decision block 1320 is entered. Decision block 1310 compares Jτ from accumulator 970 to a predetermined threshold H . If Jτ > H then decision block 1315 is entered; else, decision block 1320 is entered. Decision block 1315 compares JD from accumulator 965 to the value of increment array Aτ that is indexed by the current value of array index £ , denoted by Aj (£) . If JD > At (£) then array index t is incremented in increment block 1330 and output block 1340 is entered; else, decision block 1320 is entered.
Decision block 1320 checks to see that the cunent value of array index £ does not exceed the minimum value, 0. If £ > 0 is satisfied, then decision block 1325 is entered; else, output block 1340 is entered. Decision block 1325 compares JD from accumulator 970 to the value of decrement array AD that is indexed by the crurent value of array index I , denoted by AD(£) . If JD < AD(£) then anay index £ is decremented in decrement block 1335 and output block 1340 is entered; else, output block 1340 is entered directly.
Output block 1340 sends "clear" signals to accumulators 965 and 970, resetting the count to zero in each, and loads another value of array index £ , which has either been incremented, decremented, or is unchanged.
Referring again to the Signal Processing, Logic, and Control Block 260 in Figure 9, the array index £ from Array Index Update block 975 is provided to Array Block 980. Array Block 980 stores a length-P (16 in a preferred embodiment of the present invention) array of threshold values Te . The array index £ indexes this anay and selects a new threshold Te , which is provided to comparison blocks 935 and 940. Similarly, Array Block 980 stores a length-P array of stepsize values for the preferred embodiment of Feedback AGC 240, which is indexed by array index £ . A new value of stepsize μa is selected by array index £ and provided to Feedback AGC 240.
For the alternative embodiment of Feedback AGC 240, Array Block 980 stores a length- P array of freeze bits. The freeze bit selected by array index £ is provided to logical OR gate 990.
Moreover, Array Block 980 stores a length-P array of godard radius values, γ , one of which is used for CMA error term calculation. The elements stored in the array of godard radius values can be pre-calculated in accordance with the templates that are stored in Region LUT 920 corresponding to the current value of array index £ . For example, since arbitrary templates of constellation points can be designed for inclusion in Region LUT 920, the CMA enor term should be calculated based on the effective source constellation it sees (a subset of the full QAM source constellation), which could be the values stored in the present template of Region LUT 920, or their complement. This choice depends on the design of the Adaptation Select LUT 915. The godard radius selected by anay index £ is provided to Enor Term and Combining Weight Calculator 905, and used in the CMA enor term calculation.
Array Block 980 can also store anays for other demodulator parameters, like stepsizes for adaptive filters 220 and 230. Each array is indexed by array index £ , and a new parameter is provided by Array Block 980 for demodulator operation.
The three control signals, in_box, in_region, and TR are used also as address bits to Adaptation Select LUT 915. Adaptation Select LUT 915 stores a programmable LUT that contains various control bits for demodulator operation, whose selected values are contingent upon the current values of control signals in_box, injregion, and TR. For example, Adaptation Select LUT 915 outputs two control bits that govern mux 910, which selects the enor term used in update of Equalizer 175 coefficients, choosing from among LMS, CMA, combined LMS and CMA (using combining weight λ(n) ), and zero, at each baud instance. An example adaptation strategy may be to use an LMS error term, derived from training data, when TR is true; CMA when injregion is true and in_box is not; a combination error term when both injregion and inj ox are true, and a zero-valued error term otherwise. The Adaptation Select LUT 915 can be programmed to accommodate a variety of adaptation strategies, not limited to this example. Furthermore, the Adaptation Select LUT 915 can be reloaded over the course of demodulator operation, for example, contingent on the value of array index £ , an estimate of demodulated SNR, or after a prescribed amount of time, so that the adaptation strategy is itself changed over the course of demodulator operation.
The Adaptation Select LUT 915 contains control bits for other demodulator operations, too. For example, referring again to Figure 5, three control signals are shown that govern Canier Loop 250 operation. Control signal 1 governs mux 510 that selects a hard decision sample from Slicer 270 or Coarse Tune Hard Decision Block 505. One strategy selects the hard decision sample from Slicer 270 when all of TR, injregion, and injbox are true, or when only injregion and injbox are true, and selects a hard decision sample from coarse tune Hard Decision Block 505 otherwise. Control signal 2 is used to govern mux 520, and may select a zero-valued phase enor when TR, injregion, and injbox are false, indicating low quality of demodulator performance, instead of selecting the phase ercor generated by Phase Detector 515. Control Signal 3 is used to select the style of hard decision generated from Coarse Tune Hard Decision Block 505, selecting from among the five operating modes of Canier Loop 250 previously described.
Adaptation Select LUT 915 also contains control bits for Feedback AGC 177 operation. For the preferred embodiment of Feedback AGC 177, four operating modes have been identified, and can be selected on a symbol-by-symbol basis using the control bits for from Adaptation Select LUT 915. The association of operating mode to control signals injbox, injregion, and TR depends upon the templates stored in Region LUT 920. For example, if Region LUT 920 stores an annulus (as described in the left subplot of Figure 12), then a CM-like cost function may be chosen when injregion is true; however, if Region LUT 920 stores inner constellation points (as described in the right subplot of Figure 12), then an LMS-like cost function may be chosen when injregion is true.
If the alternative embodiment of Feedback AGC 177, illustrated in Figure 4, is used, then control bits from Adaptation Select LUT 915 determine the operating modes previously described for Figure 4. One of the control bits from Adaptation Select LUT 915 is provided to logical OR gate 990, together with a control bit from Array Block 980. The result from logical OR gate 990 is used to select the operating mode that determines AGC freeze.
Adaptation Select LUT 915 also contains control bits for Timing Recovery Loop 170, that determine the operating mode from among the six operating modes previously discussed in Figure 7. Moreover, control bits are provided to Loop Filter 730 from Adaptation Select LUT 915 that govern loop constants for proportional and integral control. For example, one of these control bits if true selects loop constants from registered values set by the user or application software, or if false according to a predetermined table. One such table is below:
Figure imgf000045_0001
The methods described in Figure 9 for the Signal Processing, Logic, and Control Block 260 facilitate extremely flexible demodulator operation, since LUTs are programmable, and can be selected for a desired operational environment of the demodulator. For example, the templates stored in Region LUT 920 can be designed so that outer-most signal points are handled differently, to account for nonlinear effects caused by high power amplifiers in the transmitter. Adaptation strategies for physical layer functions can be completely modified by simple LUT change, and if re-loaded while the demodulator is operating, adaptation strategies can be changed "on-the-fly". Furthermore, the counters and telemetry points in the Signal Processing, Logic and Control Block 260 (Figure 9) can be useful indicators of demodulator health, and provide signal quality assessment to the user, aiding in antenna placement or other tasks needing receiver feedback.
One skilled in the art would understand that the equations described herein may include scaling, change of sign, or similar constant modifications that are not shown for simplicity. One skilled in the art would realize that such modifications can be readily detennined or derived for the particular implementation. Thus, the described equations may be subject to such modifications, and are not limited to the exact forms presented herein.
Certain aspects and embodiments of the present invention have been described using Quadrature Amplitude Modulation (QAM) signals with complex signal processing, unless specifically noted. However, one skilled in the art would realize that the techniques described herein may be applied to a receiver processing Phase-Shift Keyed (PSK), Pulse Amplitude Modulation (PAM) , or other signals.
As would be apparent to one skilled in the art, the various functions of equalization, signal combining, automatic gain control, carrier recovery, and timing recovery may be implemented with circuit elements or may also be implemented in the digital domain as processing steps in a software program. Such software may be employed in, for example, a digital signal processor, micro-controller, or general-purpose computer.
The present invention can be embodied in the form of methods and apparatuses for practicing those methods. The present invention can also be embodied in the form of program code embodied in tangible media, such as floppy diskettes, CD-ROMs, hard drives, or any other machine-readable storage medium, wherein, when the program code is loaded into and executed by a machine, such as a computer, the machine becomes an apparatus for practicing the invention. The present invention can also be embodied in the form of program code, for example, whether stored in a storage medium, loaded into and/or executed by a machine, or transmitted over some transmission medium, such as over electrical wiring or cabling, through fiber optics, or via electromagnetic radiation, wherein, when the program code is loaded into and executed by a machine, such as a computer, the machine becomes an apparatus for practicing the invention. When implemented on a general-purpose processor, the program code segments combine with the processor to provide a unique device that operates analogously to specific logic circuits.
It will be further understood that various changes in the details, materials, and arrangements of the parts which have been described and illustrated in order to explain the nature of this invention may be made by those skilled in the art without departing from the principle and scope of the invention as expressed in the following claim.

Claims

What is claimed is:
1. In a communications receiver having a timing recovery module, carrier recovery module, automatic gain control module, and equalization module, said communications receiver responsive to a received signal to form soft decision samples corresponding to said received signal and hard decision samples corresponding to said received signal, a method for jointly operating said timing recovery module, said carrier recovery module, said automatic gain control module, and said equalization module, said method comprising:
deriving control signals from said soft and hard decision samples;
and using said control signals to jointly determine operation of said timing recovery module, said carrier recovery module, said automatic gain control module, and said equalization module.
PCT/US2004/004887 2003-02-19 2004-02-19 Joint, adaptive control of equalization, synchronization, and gain in a digital communications receiver WO2004075469A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US44864303P 2003-02-19 2003-02-19
US60/448,643 2003-02-19

Publications (2)

Publication Number Publication Date
WO2004075469A2 true WO2004075469A2 (en) 2004-09-02
WO2004075469A3 WO2004075469A3 (en) 2004-10-07

Family

ID=32908622

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2004/004887 WO2004075469A2 (en) 2003-02-19 2004-02-19 Joint, adaptive control of equalization, synchronization, and gain in a digital communications receiver

Country Status (2)

Country Link
US (2) US7580482B2 (en)
WO (1) WO2004075469A2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1667321A1 (en) * 2004-11-30 2006-06-07 STMicroelectronics, Inc. Communication system with statistical control of gain
WO2013169510A1 (en) * 2012-05-09 2013-11-14 Northrop Grumman Systems Corporation Blind equalization in a single carrier wideband channel
EP2670100A3 (en) * 2012-05-29 2015-01-21 Hughes Network Systems, LLC Method and apparatus for synchronization of data and error samples in a communications system
CN107566307A (en) * 2017-08-31 2018-01-09 北京睿信丰科技有限公司 Blind equalizing apparatus and method, data modulation system and method

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004075469A2 (en) * 2003-02-19 2004-09-02 Dotcast Inc. Joint, adaptive control of equalization, synchronization, and gain in a digital communications receiver
WO2004091127A2 (en) * 2003-03-31 2004-10-21 University Of Florida Blind equalizers using probability density matching and parzen windowing
US7894536B2 (en) * 2003-04-15 2011-02-22 Texas Instruments Incorporated Calibration model to mitigate data conversion errors
US7271971B2 (en) * 2004-12-03 2007-09-18 International Business Machines Corporation Dynamically adapting a magnetic tape read channel equalizer
US7787975B2 (en) * 2005-05-26 2010-08-31 Berkley Integrated Audio Software, Inc. Restoring audio signals
US7515665B2 (en) * 2005-05-31 2009-04-07 Skyworks Solutions, Inc. GFSK/GMSK detector with enhanced performance in co-channel interference and AWGN channels
JP4403132B2 (en) * 2005-11-11 2010-01-20 株式会社東芝 Receiving machine
US7436615B2 (en) * 2005-12-08 2008-10-14 International Business Machines Corporation Using a measured error to determine coefficients to provide to an equalizer to use to equalize an input signal
US8284870B1 (en) * 2006-02-07 2012-10-09 Link—A—Media Devices Corporation Timing loop
GB2435357A (en) * 2006-02-15 2007-08-22 Univ Westminster Satellite radio navigation receivers
US7693215B2 (en) * 2006-03-01 2010-04-06 Montage Technology Group, Ltd Blinder equalizer for QAM receivers
US7746969B2 (en) * 2006-03-28 2010-06-29 Entropic Communications, Inc. High definition multi-media interface
US7826523B2 (en) * 2006-03-31 2010-11-02 Intel Corporation Effective adaptive filtering techniques
JP4213741B2 (en) * 2006-09-25 2009-01-21 シャープ株式会社 Digital demodulator, digital receiver, control method therefor, program for digital demodulator, and recording medium recording the program
US8385397B2 (en) * 2007-01-19 2013-02-26 Techwell Llc Method for determining the step size for an LMS adaptive equalizer for 8VSB
US7616685B2 (en) * 2007-01-19 2009-11-10 Techwell, Inc. Method for channel tracking in an LMS adaptive equalizer for 8VSB
EP2463679B1 (en) 2007-05-01 2020-03-11 Qualcomm Incorporated(1/3) Position location for wireless communication systems
US8412227B2 (en) 2007-05-18 2013-04-02 Qualcomm Incorporated Positioning using enhanced pilot signal
US9119026B2 (en) 2007-05-18 2015-08-25 Qualcomm Incorporated Enhanced pilot signal
JP5147851B2 (en) * 2007-10-26 2013-02-20 株式会社ディーアンドエムホールディングス Audio signal interpolation apparatus and audio signal interpolation method
US7978795B2 (en) * 2007-11-27 2011-07-12 Broadcom Corporation Fast automatic gain control
EP2220773B1 (en) * 2007-12-06 2012-09-05 Rambus Inc. Edge-based loss-of-signal detection
WO2009091364A1 (en) * 2008-01-16 2009-07-23 Thomson Licensing Automatic gain control with state machine controller feedback
US8102960B2 (en) * 2008-03-28 2012-01-24 Intel Corporation Adaptation of a digital receiver
JP5355690B2 (en) * 2009-06-01 2013-11-27 三菱電機株式会社 Signal processing device
CA2707270C (en) * 2009-06-16 2013-09-24 Vecima Networks Inc. Signal equalizer for a signal transmission network
TWI404417B (en) * 2010-02-09 2013-08-01 Mediatek Inc Sync slicer and sync slicing method
EP2378727A1 (en) * 2010-04-14 2011-10-19 Texas Instruments Limited Channel equalization using application specific digital signal processing in high-speed digital transmission systems
US8355430B1 (en) * 2011-01-06 2013-01-15 Xilinx, Inc. Adaptive demodulation of a data communication
US10367589B2 (en) * 2012-01-05 2019-07-30 Indian Institute Of Technology Bombay Receiver for coherent optical transport systems based on analog signal processing and method thereof
WO2013110336A1 (en) * 2012-01-26 2013-08-01 Telefonaktiebolaget L M Ericsson (Publ) Interference robust clock recovery
US8687682B2 (en) * 2012-01-30 2014-04-01 Lsi Corporation Transmitter adaptation loop using adjustable gain and convergence detection
US8913901B2 (en) * 2012-02-20 2014-12-16 Tyco Electronics Subsea Communications Llc System and method for blind equalization and carrier phase recovery in a quadrature amplitude modulated system
CN102769509B (en) * 2012-06-07 2015-10-21 华为技术有限公司 A kind of sending method of physical layer signal, Apparatus and system
US8526523B1 (en) * 2012-06-20 2013-09-03 MagnaCom Ltd. Highly-spectrally-efficient receiver
US8837561B2 (en) * 2012-11-21 2014-09-16 Texas Instruments Incorporated Initialization sequence for bi-directional communications in a carrier-based system
US9628193B2 (en) * 2012-12-11 2017-04-18 Multiphy Ltd. Hardware efficient implementation of decision feedback phase estimation for an ultra high speed coherent receiver
US8964904B2 (en) * 2013-01-07 2015-02-24 Nxp B.V. Receiver filter for DC-wander removal in a contactless smartcard
US9385858B2 (en) * 2013-02-20 2016-07-05 Avago Technologies General Ip (Singapore) Pte. Ltd. Timing phase estimation for clock and data recovery
US8938037B1 (en) * 2013-03-13 2015-01-20 Pmc-Sierra Us, Inc. High speed gain and phase recovery in presence of phase noise
US9793879B2 (en) 2014-09-17 2017-10-17 Avnera Corporation Rate convertor
US10129053B2 (en) * 2015-05-28 2018-11-13 Multiphy Ltd. Steepest descent FFE computation and tracking
TWI627846B (en) * 2016-03-30 2018-06-21 晨星半導體股份有限公司 Module of enhancing equalization, demodulation system and method of enhancing equalization
KR101916525B1 (en) * 2016-09-30 2018-11-07 연세대학교 산학협력단 Filter bank multicarrier system and filtering method thereof
JP7008248B2 (en) * 2018-03-29 2022-01-25 パナソニックIpマネジメント株式会社 Receiver, receiving method, and receiving system
US10790920B2 (en) * 2018-12-21 2020-09-29 Kratos Integral Holdings, Llc System and method for processing signals using feed forward carrier and timing recovery
US11177986B1 (en) * 2020-11-24 2021-11-16 Texas Instruments Incorporated Lane adaptation in high-speed serial links
IL308837A (en) 2021-05-24 2024-01-01 Kratos Integral Holdings Llc Systems and methods for post-detect combining of a plurality of downlink signals representative of a communication signal

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4607230A (en) * 1984-08-29 1986-08-19 Fujitsu Limited Receiver unit having synchronous pull-in circuit
US6073030A (en) * 1995-02-13 2000-06-06 Intel Corporation Use of RSSI indication for improved data transmission over amps network

Family Cites Families (172)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2138330A (en) 1937-07-19 1938-11-29 Harold E Thompson Radio frequency coil
GB834465A (en) 1957-03-18 1960-05-11 Nat Res Dev Improvements in or relating to microwave modulators
US3386033A (en) 1965-02-11 1968-05-28 Univ Ohio State Res Found Amplifier using antenna as a circuit element
US3714659A (en) 1968-12-10 1973-01-30 C Firman Very low frequency subminiature active antenna
US3703685A (en) 1969-09-10 1972-11-21 Labtron Corp Of America Multiband antenna with associated r.f. amplifier
US3774218A (en) 1972-01-18 1973-11-20 C Fowler Coaxial cable loop antenna with unidirectional current amplifier opposite the output
US3873771A (en) 1972-04-11 1975-03-25 Telescan Communications System Simultaneous transmission of a video and an audio signal through an ordinary telephone transmission line
US3838444A (en) 1972-10-30 1974-09-24 Hazeltine Research Inc System for transmitting auxiliary information in low energy density portion of color tv spectrum
US3924060A (en) 1974-06-24 1975-12-02 Hazeltine Research Inc Continuous information add-on system
US3984624A (en) 1974-07-25 1976-10-05 Weston Instruments, Inc. Video system for conveying digital and analog information
US3999005A (en) 1974-12-26 1976-12-21 Ecom Corporation Secure transmission of AM or FM signals
US3974449A (en) 1975-03-21 1976-08-10 Bell Telephone Laboratories, Incorporated Joint decision feedback equalization and carrier recovery adaptation in data transmission systems
JPS528095A (en) 1975-07-09 1977-01-21 Idemitsu Petrochem Co Ltd Process for preparing high-impact polystyrene
US4128880A (en) 1976-06-30 1978-12-05 Cray Research, Inc. Computer vector register processing
US4115778A (en) 1976-11-18 1978-09-19 Jfd Electronics Corporation Electronic solid state FM dipole antenna
US4310920A (en) 1977-01-05 1982-01-12 Hayes William A Single sideband AM-FM stereo modulation system
US4302626A (en) 1977-03-21 1981-11-24 Magnavox Consumer Electronics Company Low frequency AM stereophonic broadcast and receiving apparatus
US4379947A (en) 1979-02-02 1983-04-12 Teleprompter Corporation System for transmitting data simultaneously with audio
JPS55109968A (en) * 1979-02-16 1980-08-23 Nissan Motor Co Ltd Frequency decision circuit
US4337479A (en) 1979-09-13 1982-06-29 Matsushita Electric Industrial Co., Ltd. Color resolution compensator
US4316215A (en) 1979-09-26 1982-02-16 Matsushita Electric Industrial Co., Ltd. System for improving reproduction of images in a color television receiver
US4322842A (en) 1979-10-23 1982-03-30 Altran Electronics Broadcast system for distribution automation and remote metering
JPS57164331A (en) 1981-04-02 1982-10-08 Nec Corp Buffer controller
JPS58100843A (en) 1981-12-11 1983-06-15 Minolta Camera Co Ltd Light source device for exposure
US4459595A (en) 1981-12-18 1984-07-10 Rockwell International Corporation Condition responsive RF transmitting device
JPS58149036A (en) 1982-03-02 1983-09-05 Minolta Camera Co Ltd Method and device for photometric operation for enlarger
DE3361909D1 (en) 1982-05-13 1986-03-06 Matsushita Electric Ind Co Ltd Image display apparatus
JPS58202605A (en) 1982-05-21 1983-11-25 Hitachi Ltd Cascode amplifier
US4476484A (en) 1982-06-24 1984-10-09 At&T Bell Laboratories Technique for providing compatibility between high-definition and conventional color television
JPS5950432A (en) 1982-09-16 1984-03-23 Minolta Camera Co Ltd Color enlarger
DE3315458A1 (en) 1983-04-28 1984-11-08 Gerhard Prof. Dr.-Ing. 8012 Ottobrunn Flachenecker ACTIVE WINDSHIELD ANTENNA FOR ALL POLARIZATION TYPES
US4589011A (en) 1984-01-16 1986-05-13 At&T Bell Laboratories Single sideband modulated chrominance information for compatible high-definition television
US4535352A (en) 1984-04-16 1985-08-13 At&T Bell Laboratories Technique for generating semi-compatible high definition television signals for transmission over two cable TV channels
US5177604A (en) 1986-05-14 1993-01-05 Radio Telcom & Technology, Inc. Interactive television and data transmission system
US5550579A (en) 1986-05-14 1996-08-27 Radio Telecom & Technology, Inc. Two-way cable tv conversion system
US4750036A (en) 1986-05-14 1988-06-07 Radio Telcom & Technology, Inc. Interactive television and data transmission system
US4882614A (en) 1986-07-14 1989-11-21 Matsushita Electric Industrial Co., Ltd. Multiplex signal processing apparatus
US4882725A (en) 1987-01-30 1989-11-21 Hitachi, Ltd. Multiplex transmission method and apparatus
US4821097A (en) 1987-03-05 1989-04-11 General Instrument Corporation Apparatus and method for providing digital audio on the sound carrier of a standard television signal
US4926177A (en) * 1987-05-21 1990-05-15 Canon Kabushiki Kaisha Optical analog-digital converter provided with a nonlinear optical element and an optical feedback system for the output lights of said element
US4754233A (en) 1987-06-22 1988-06-28 Motorola, Inc. Low noise ultra high frequency amplifier having automatic gain control
US4870489A (en) 1987-07-23 1989-09-26 Ducret Robert P NTSC compatible HDTV transmission system
GB8721565D0 (en) 1987-09-14 1987-10-21 Rca Corp Video signal processing system
KR910006857B1 (en) 1987-09-18 1991-09-07 마쯔시다덴기산교 가부시기가이샤 Multi-signal processing apparatus
US5142353A (en) 1987-12-23 1992-08-25 Matsushita Electric Industrial Co., Ltd. Television signal processing apparatus
US5235619A (en) 1990-03-20 1993-08-10 Scientific-Atlanta, Inc. Cable television radio frequency subscriber data transmission apparatus and rf return method
US4985769A (en) 1988-03-23 1991-01-15 Matsushita Electric Industrial Co., Ltd. Multiplex TV signal processing apparatus
US4928177A (en) 1988-04-11 1990-05-22 Cooper Industries, Inc. Two-way data broadcast networks
US4879606A (en) 1988-06-06 1989-11-07 General Electric Company EDTV recording apparatus
US5036386A (en) 1988-07-22 1991-07-30 Matsushita Electric Industrial Co., Ltd. Television signal processing apparatus
JPH0250604A (en) 1988-08-12 1990-02-20 Michiko Naito Active antenna
US5006296A (en) * 1988-09-01 1991-04-09 The Dow Chemical Company Process for the preparation of fibers of stereoregular polystyrene
US5214501A (en) 1988-10-03 1993-05-25 North American Philips Corporation Method and apparatus for the transmission and reception of a multicarrier high definition television signal
US5134464A (en) 1990-11-16 1992-07-28 North American Philips Corporation Method and apparatus for the transmission and reception of a multicarrier digital television signal
US5006926A (en) 1988-10-03 1991-04-09 North American Philips Corporation High definition multiple analog component amplitude modulated television transmission system
JPH0823941B2 (en) * 1988-11-08 1996-03-06 パイオニア株式会社 Optical information recording carrier and manufacturing method thereof
US5038402A (en) 1988-12-06 1991-08-06 General Instrument Corporation Apparatus and method for providing digital audio in the FM broadcast band
US5019830A (en) 1989-03-13 1991-05-28 Harada Kogyo Kabushiki Kaisha Amplified FM antenna with parallel radiator and ground plane
JPH0372796A (en) 1989-04-28 1991-03-27 Matsushita Electric Ind Co Ltd Television signal processing unit
US4958230A (en) 1989-08-11 1990-09-18 General Electric Company Method of transmitting auxiliary information in a television signal
US5247351A (en) 1989-11-09 1993-09-21 Samsung Electronics Co., Ltd. High definition television system compatible with NTSC system
JP2712674B2 (en) 1989-12-18 1998-02-16 松下電器産業株式会社 Transmission method of wide television signal
JPH03274880A (en) 1990-03-23 1991-12-05 Matsushita Electric Ind Co Ltd Television signal multiplex transmission device
US5357284A (en) 1990-03-29 1994-10-18 Dolby Laboratories Licensing Corporation Compatible digital audio for NTSC television
US5126998A (en) 1990-05-16 1992-06-30 U.V. Satellite Resources, Inc. Method and apparatus for transmitting and receiving a carrier signal which is simultaneously frequency and phase modulated
US5103310A (en) 1990-07-20 1992-04-07 General Electric Company Interference reduction for extra-spectrum, compatible television system
US5093718A (en) 1990-09-28 1992-03-03 Inteletext Systems, Inc. Interactive home information system
US5557316A (en) 1990-09-28 1996-09-17 Ictv, Inc. System for distributing broadcast television services identically on a first bandwidth portion of a plurality of express trunks and interactive services over a second bandwidth portion of each express trunk on a subscriber demand basis
US5412720A (en) 1990-09-28 1995-05-02 Ictv, Inc. Interactive home information system
US5883661A (en) 1990-09-28 1999-03-16 Ictv, Inc. Output switching for load levelling across multiple service areas
US5526034A (en) 1990-09-28 1996-06-11 Ictv, Inc. Interactive home information system with signal assignment
US5220420A (en) 1990-09-28 1993-06-15 Inteletext Systems, Inc. Interactive home information system for distributing compressed television programming
US5087975A (en) 1990-11-09 1992-02-11 Zenith Electronics Corporation VSB HDTV transmission system with reduced NTSC co-channel interference
US5291289A (en) 1990-11-16 1994-03-01 North American Philips Corporation Method and apparatus for transmission and reception of a digital television signal using multicarrier modulation
US5430661A (en) 1990-12-03 1995-07-04 Board Of Trustees Leland Stanford, Jr. University Adaptive decision feedback equalizer apparatus for processing information stored on digital storage media
US5132988A (en) 1990-12-03 1992-07-21 Board Of Trustees, Leland Stanford Jr. University Adaptive decision feedback equalizer apparatus for processing information stored on digital storage media
US5287180A (en) 1991-02-04 1994-02-15 General Electric Company Modulator/demodulater for compatible high definition television system
US5151783A (en) 1991-06-05 1992-09-29 Faroudja Y C Digital television with enhancement
US5387941A (en) 1991-06-14 1995-02-07 Wavephore, Inc. Data with video transmitter
US5559559A (en) 1991-06-14 1996-09-24 Wavephore, Inc. Transmitting a secondary signal with dynamic injection level control
US5617148A (en) 1991-06-14 1997-04-01 Wavephore, Inc. Filter by-pass for transmitting an additional signal with a video signal
US5214675A (en) 1991-07-02 1993-05-25 Motorola, Inc. System and method for calculating channel gain and noise variance of a communication channel
FR2680859B1 (en) * 1991-09-02 1993-10-29 Valeo Vision OPTICAL COLLIMATION ELEMENT AND ITS ASSOCIATED SUPPORT ELEMENT, IN PARTICULAR FOR A MOTOR VEHICLE SIGNALING LIGHT.
JP2002504271A (en) * 1991-09-10 2002-02-05 ハイブリッド・ネットワークス・インコーポレイテッド Remote link adapter for TV broadcast data transmission system
US6034678A (en) * 1991-09-10 2000-03-07 Ictv, Inc. Cable television system with remote interactive processor
US5243423A (en) 1991-12-20 1993-09-07 A. C. Nielsen Company Spread spectrum digital data transmission over TV video
JPH0822057B2 (en) 1992-04-21 1996-03-04 松下電器産業株式会社 Television signal processing method and processing apparatus
JPH06292156A (en) 1992-06-30 1994-10-18 Matsushita Electric Ind Co Ltd Television signal processing unit
US5327460A (en) 1992-07-07 1994-07-05 National Semiconductor Corporation Method and apparatus for filtering post decision feedback equalization noise
US6201536B1 (en) * 1992-12-09 2001-03-13 Discovery Communications, Inc. Network manager for cable television system headends
US5600573A (en) 1992-12-09 1997-02-04 Discovery Communications, Inc. Operations center with video storage for a television program packaging and delivery system
WO1994013107A1 (en) * 1992-12-09 1994-06-09 Discovery Communications, Inc. Advanced set top terminal for cable television delivery systems
US20020104083A1 (en) 1992-12-09 2002-08-01 Hendricks John S. Internally targeted advertisements using television delivery systems
US5386239A (en) 1993-05-03 1995-01-31 Thomson Consumer Electronics, Inc. Multiple QAM digital television signal decoder
US5579055A (en) 1993-06-07 1996-11-26 Scientific-Atlanta, Inc. Electronic program guide and text channel data controller
US5461426A (en) 1993-08-20 1995-10-24 Samsung Electronics Co., Ltd. Apparatus for processing modified NTSC television signals, with digital signals buried therewithin
US5534933A (en) 1993-10-26 1996-07-09 Samsung Electronics Co., Ltd. Apparatus for processing NTSC TV signals having digital signals on quadrature-phase video carrier
US5563664A (en) 1994-01-05 1996-10-08 Samsung Electronics Co., Ltd. Pre-frame-comb as well as pre-line-comb partial-response filtering of BPSK buried in a TV signal
US5448299A (en) 1994-01-05 1995-09-05 Samsung Electronics Co., Ltd. Apparatus for processing BPSK signals transmitted with NTSC TV on quadrature-phase video carrier
US5881302A (en) * 1994-05-31 1999-03-09 Nec Corporation Vector processing unit with reconfigurable data buffer
US5673293A (en) * 1994-09-08 1997-09-30 Hitachi America, Ltd. Method and apparatus for demodulating QAM and VSB signals
US5994891A (en) 1994-09-26 1999-11-30 The Boeing Company Electrically small, wideband, high dynamic range antenna having a serial array of optical modulators
US5585975A (en) 1994-11-17 1996-12-17 Cirrus Logic, Inc. Equalization for sample value estimation and sequence detection in a sampled amplitude read channel
JPH08204443A (en) * 1995-01-27 1996-08-09 Nippon Mektron Ltd Coplanar line power feeding active antenna for reception
US5586121A (en) 1995-04-21 1996-12-17 Hybrid Networks, Inc. Asymmetric hybrid access system and method
US5751766A (en) * 1995-04-27 1998-05-12 Applied Signal Technology, Inc. Non-invasive digital communications test system
FI98177C (en) * 1995-06-01 1997-04-25 Nokia Mobile Phones Ltd Method and circuit arrangement for processing a signal containing interference
US5818441A (en) 1995-06-15 1998-10-06 Intel Corporation System and method for simulating two-way connectivity for one way data streams
US6307868B1 (en) 1995-08-25 2001-10-23 Terayon Communication Systems, Inc. Apparatus and method for SCDMA digital data transmission using orthogonal codes and a head end modem with no tracking loops
JP2814977B2 (en) * 1996-01-31 1998-10-27 日本電気株式会社 Demodulation apparatus and method in digital video selective reproduction system
US5694424A (en) 1996-03-15 1997-12-02 Ariyavisitakul; Sirikiat Pre-cancelling postcursors in decision feedback equalization
US5809086A (en) 1996-03-20 1998-09-15 Lucent Technologies Inc. Intelligent timing recovery for a broadband adaptive equalizer
US5742902A (en) * 1996-03-29 1998-04-21 Gmi Holdings, Inc. Super-regenerative circuit apparatus for a door operator receiver and door operator incorporating the same
US5961603A (en) 1996-04-10 1999-10-05 Worldgate Communications, Inc. Access system and method for providing interactive access to an information source through a networked distribution system
AU4325497A (en) * 1996-06-03 1998-01-05 Scientific-Atlanta, Inc. Reconfigurable node for a communications network
US5956346A (en) 1996-10-22 1999-09-21 Hybrid Networks, Inc. Broadband communication system using TV channel roll-off spectrum
US5959660A (en) 1996-08-26 1999-09-28 Hybrid Networks, Inc. Subchannelization scheme for use in a broadband communications system
US6018764A (en) * 1996-12-10 2000-01-25 General Instrument Corporation Mapping uniform resource locators to broadcast addresses in a television signal
US5946351A (en) 1996-12-27 1999-08-31 At&T Corporation Tap selectable decision feedback equalizer
EP0956702A1 (en) * 1997-01-30 1999-11-17 Microsoft Corporation Vcr-like functions rendering video on demand
US5995563A (en) * 1997-02-10 1999-11-30 Lsi Logic Corporation System and method for fast channel switching in a satellite receiver
US6018526A (en) * 1997-02-20 2000-01-25 Macronix America, Inc. Bridge device with self learning between network media and integrated circuit and method based on the same
US6370571B1 (en) * 1997-03-05 2002-04-09 At Home Corporation System and method for delivering high-performance online multimedia services
US5946047A (en) 1997-03-12 1999-08-31 Hybrid Networks, Inc. Network system for handling digital data over a TV channel
US5946048A (en) 1997-03-12 1999-08-31 Hybrid Networks, Inc. Network device for handling digital data over a TV channel
US6012161A (en) * 1997-11-26 2000-01-04 At&T Corp. System and method for joint coding and decision feedback equalization
US5909253A (en) * 1997-12-09 1999-06-01 Sarnoff Corporation Reducing video crosstalk in a data carrier located within a vestigial sideband of a standard television signal
JP3711193B2 (en) * 1998-01-16 2005-10-26 三菱電機株式会社 Transmission / reception switching circuit
US6240133B1 (en) * 1998-02-05 2001-05-29 Texas Instruments Incorporated High stability fast tracking adaptive equalizer for use with time varying communication channels
US6433835B1 (en) 1998-04-17 2002-08-13 Encamera Sciences Corporation Expanded information capacity for existing communication transmission systems
US6314134B1 (en) 1998-04-24 2001-11-06 Lucent Technologies Inc. Blind equalization algorithm with joint use of the constant modulus algorithm and the multimodulus algorithm
US6585975B1 (en) * 1998-04-30 2003-07-01 Acambis, Inc. Use of Salmonella vectors for vaccination against helicobacter infection
US6680971B1 (en) * 1998-05-18 2004-01-20 Sarnoff Corporation Passband equalizer for a vestigial sideband signal receiver
US6816548B1 (en) * 1998-06-23 2004-11-09 Thomson Licensing S.A. HDTV channel equalizer
US6192384B1 (en) * 1998-09-14 2001-02-20 The Board Of Trustees Of The Leland Stanford Junior University System and method for performing compound vector operations
US6754277B1 (en) * 1998-10-06 2004-06-22 Texas Instruments Incorporated Error protection for compressed video
US6563862B1 (en) * 1998-10-21 2003-05-13 Thomson Licensing Sa Digital variable symbol rate modulation
US6510553B1 (en) * 1998-10-26 2003-01-21 Intel Corporation Method of streaming video from multiple sources over a network
US6574293B1 (en) * 1998-10-28 2003-06-03 Ericsson Inc. Receivers and methods for reducing interference in radio communications
US6226323B1 (en) * 1998-11-03 2001-05-01 Broadcom Corporation Technique for minimizing decision feedback equalizer wordlength in the presence of a DC component
US6222891B1 (en) * 1998-11-03 2001-04-24 Broadcom Corporation Timing recovery using the pilot signal in high definition TV
US6438164B2 (en) 1998-11-03 2002-08-20 Broadcom Corporation Technique for minimizing decision feedback equalizer wordlength in the presence of a DC component
US6370160B1 (en) * 1998-12-29 2002-04-09 Thomson Licensing S. A. Base to handset epoch synchronization in multi-line wireless telephone
US6341360B1 (en) * 1999-03-08 2002-01-22 International Business Machines Corporation Decision feedback equalizers, methods, and computer program products for detecting severe error events and preserving equalizer filter characteristics in response thereto
JP2000269865A (en) 1999-03-17 2000-09-29 Pioneer Electronic Corp Signal processing circuit for digital signal reception system
US6426973B1 (en) * 1999-04-29 2002-07-30 The Board Of Trustees Of The University Of Illinois Differential minimum mean squared error communication signal compensation method
US6379324B1 (en) * 1999-06-09 2002-04-30 The Procter & Gamble Company Intracutaneous microneedle array apparatus
US6356586B1 (en) 1999-09-03 2002-03-12 Lucent Technologies, Inc. Methods and apparatus for parallel decision-feedback decoding in a communication system
US6249180B1 (en) * 1999-09-08 2001-06-19 Atmel Corporation Phase noise and additive noise estimation in a QAM demodulator
US6268774B1 (en) * 1999-11-05 2001-07-31 Intel Corporation Self-tuning amplifier
US6665790B1 (en) 2000-02-29 2003-12-16 International Business Machines Corporation Vector register file with arbitrary vector addressing
JP4547761B2 (en) * 2000-03-01 2010-09-22 ソニー株式会社 Reception device, television transmission system, and television transmission method
US6834039B1 (en) 2000-03-10 2004-12-21 Hughes Electronics Corporation Apparatus and method for efficient TDMA bandwidth allocation for TCP/IP satellite-based networks
JP3487803B2 (en) * 2000-03-16 2004-01-19 Nec液晶テクノロジー株式会社 Adjustment method of sampling clock and interface circuit for digital display device
EP1156634A1 (en) 2000-05-15 2001-11-21 Lucent Technologies Inc. Sequence estimator and equaliser
US6310548B1 (en) 2000-05-30 2001-10-30 Rs Group, Inc. Method and system for door alert
US6377529B1 (en) * 2000-06-01 2002-04-23 Calimetrics, Inc. Method for providing improved equalization for the reading of marks on optical data-storage media
US7698727B2 (en) * 2000-06-30 2010-04-13 Jlb Ventures Llc Method and apparatus for notifying users of interactive functions using a remote device
US6985549B1 (en) * 2000-10-20 2006-01-10 Ati Research, Inc. Blind cost criterion timing recovery
US7031405B1 (en) * 2000-11-15 2006-04-18 Ati Research, Inc. Carrier phase estimation based on single-axis constant modulus cost criterion and Bussgang criteria
US7231005B2 (en) * 2000-11-17 2007-06-12 Conexant Systems, Inc. Symbol reliability determination and symbol pre-selection based on reliability criteria
US7027500B1 (en) * 2000-12-12 2006-04-11 Ati Research, Inc. Linear prediction based initialization of a single-axis blind equalizer for VSB signals
US6980602B1 (en) * 2001-01-31 2005-12-27 Comsys Communication & Signal Processing Ltd. Normalization of equalizer soft output for channels with varying noise power
US20020186764A1 (en) 2001-04-06 2002-12-12 Sarnoff Corporation Method and apparatus for equalizing a radio frequency signal
US7170924B2 (en) * 2001-05-17 2007-01-30 Qualcomm, Inc. System and method for adjusting combiner weights using an adaptive algorithm in wireless communications system
US7158567B2 (en) * 2001-09-11 2007-01-02 Vitesse Semiconductor Corporation Method and apparatus for improved high-speed FEC adaptive equalization
US6904098B1 (en) * 2001-10-16 2005-06-07 Wideband Semiconductors, Inc. Linear phase robust carrier recovery for QAM modems
US6931052B2 (en) * 2001-11-16 2005-08-16 Nortel Networks Limited Symbol-directed weighting in parallel interference cancellation
JP4109003B2 (en) * 2002-01-21 2008-06-25 富士通株式会社 Information recording / reproducing apparatus, signal decoding circuit and method
US7263118B2 (en) * 2002-04-26 2007-08-28 Electronics And Telecommunications Research Institute Interference canceling device and method in mobile communication system
US6791995B1 (en) * 2002-06-13 2004-09-14 Terayon Communications Systems, Inc. Multichannel, multimode DOCSIS headend receiver
WO2004075469A2 (en) * 2003-02-19 2004-09-02 Dotcast Inc. Joint, adaptive control of equalization, synchronization, and gain in a digital communications receiver

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4607230A (en) * 1984-08-29 1986-08-19 Fujitsu Limited Receiver unit having synchronous pull-in circuit
US6073030A (en) * 1995-02-13 2000-06-06 Intel Corporation Use of RSSI indication for improved data transmission over amps network

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
SIRIKIAT ARIYAVISITAKUL ED - INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS: "EQUALIZATION OF A HARD-LIMITED SLOWLY-FADING MULTIPATH SIGNAL USING A PHASE EQUALIZER WITH A TIME-REVERSAL STRUCTURE" 6 May 1990 (1990-05-06), VEHICULAR TECHNOLOGY CONFERENCE. ORLANDO, MAY 6 - 9, 1990, NEW YORK, IEEE, US, PAGE(S) 520-526 , XP000204168 page 523, right-hand column - page 524, left-hand column *

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1667321A1 (en) * 2004-11-30 2006-06-07 STMicroelectronics, Inc. Communication system with statistical control of gain
US7496162B2 (en) 2004-11-30 2009-02-24 Stmicroelectronics, Inc. Communication system with statistical control of gain
WO2013169510A1 (en) * 2012-05-09 2013-11-14 Northrop Grumman Systems Corporation Blind equalization in a single carrier wideband channel
US9559875B2 (en) 2012-05-09 2017-01-31 Northrop Grumman Systems Corporation Blind equalization in a single carrier wideband channel
EP2670100A3 (en) * 2012-05-29 2015-01-21 Hughes Network Systems, LLC Method and apparatus for synchronization of data and error samples in a communications system
CN107566307A (en) * 2017-08-31 2018-01-09 北京睿信丰科技有限公司 Blind equalizing apparatus and method, data modulation system and method

Also Published As

Publication number Publication date
US7580482B2 (en) 2009-08-25
WO2004075469A3 (en) 2004-10-07
US20040190649A1 (en) 2004-09-30
US8194791B2 (en) 2012-06-05
US20100061488A1 (en) 2010-03-11

Similar Documents

Publication Publication Date Title
US8194791B2 (en) Joint, adaptive control of equalization, synchronization, and gain in a digital communications receiver
US7031405B1 (en) Carrier phase estimation based on single-axis constant modulus cost criterion and Bussgang criteria
US7027500B1 (en) Linear prediction based initialization of a single-axis blind equalizer for VSB signals
US6985549B1 (en) Blind cost criterion timing recovery
EP0524559B1 (en) Carrier phase recovery for an adaptive equalizer
US7885325B2 (en) Apparatus for and method of controlling a feedforward filter of an equalizer
US7995648B2 (en) Advanced digital receiver
US20030219085A1 (en) Self-initializing decision feedback equalizer with automatic gain control
US7580455B2 (en) Decision feedback equalization with fractionally-spaced feedback data
USRE42558E1 (en) Joint adaptive optimization of soft decision device and feedback equalizer
US6668014B1 (en) Equalizer method and apparatus using constant modulus algorithm blind equalization and partial decoding
US6904098B1 (en) Linear phase robust carrier recovery for QAM modems
US7006565B1 (en) Hybrid soft and hard decision feedback equalizer
WO1997027695A9 (en) Digital receiver with fractionally-spaced self-recovery adaptive equalizer
WO1997027695A2 (en) Digital receiver with fractionally-spaced self-recovery adaptive equalizer
EP1180884B1 (en) QAM receiver with gain control, dc-offset correction, and passband equalisation
US7194026B2 (en) Blind equalization method for a high definition television signal
KR20070017511A (en) Apparatus for and method of developing equalized values from samples of a signal received from a channel

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase