WO2004032597A3 - System and method for maintaining an accurate frequency on a voltage controlled oscillator - Google Patents

System and method for maintaining an accurate frequency on a voltage controlled oscillator Download PDF

Info

Publication number
WO2004032597A3
WO2004032597A3 PCT/US2003/032158 US0332158W WO2004032597A3 WO 2004032597 A3 WO2004032597 A3 WO 2004032597A3 US 0332158 W US0332158 W US 0332158W WO 2004032597 A3 WO2004032597 A3 WO 2004032597A3
Authority
WO
WIPO (PCT)
Prior art keywords
controlled oscillator
voltage controlled
phase
pulse width
maintaining
Prior art date
Application number
PCT/US2003/032158
Other languages
French (fr)
Other versions
WO2004032597A2 (en
Inventor
Michael Skerritt
Original Assignee
Acorn Packet Solutions Llc
Michael Skerritt
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Acorn Packet Solutions Llc, Michael Skerritt filed Critical Acorn Packet Solutions Llc
Priority to US10/530,809 priority Critical patent/US7375592B2/en
Priority to AU2003282577A priority patent/AU2003282577A1/en
Publication of WO2004032597A2 publication Critical patent/WO2004032597A2/en
Publication of WO2004032597A3 publication Critical patent/WO2004032597A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted
    • H03L7/146—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by using digital means for generating the oscillator control signal
    • H03L7/148—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by using digital means for generating the oscillator control signal said digital means comprising a counter or a divider
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/104—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional signal from outside the loop for setting or controlling a parameter in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop

Abstract

A method for phase-locking a voltage controlled oscillator (210) is disclosed. The method comprises receiving, at a phase detector (202), a phase input signal (216) and a phase feedback signal (213) from the voltage controlled oscillator (210); measuring (204) a pulse width property of an error signal (218) output from the phase detector (202) to obtain a pulse width property measurement; storing the pulse width property measurement in a memory (220); and generating (214) a new signal (226) from the stored pulse width property measurement to phase-lock the voltage controlled oscillator (210). The method of the present invention may be used to calibrate a clock, in clock holdover and in qualification of clock sources.
PCT/US2003/032158 2002-10-09 2003-10-09 System and method for maintaining an accurate frequency on a voltage controlled oscillator WO2004032597A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10/530,809 US7375592B2 (en) 2002-10-09 2003-10-09 System and method for maintaining an accurate frequency on a voltage controlled oscillator
AU2003282577A AU2003282577A1 (en) 2002-10-09 2003-10-09 System and method for maintaining an accurate frequency on a voltage controlled oscillator

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US41692402P 2002-10-09 2002-10-09
US60/416,924 2002-10-09

Publications (2)

Publication Number Publication Date
WO2004032597A2 WO2004032597A2 (en) 2004-04-22
WO2004032597A3 true WO2004032597A3 (en) 2004-12-23

Family

ID=32093926

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/032158 WO2004032597A2 (en) 2002-10-09 2003-10-09 System and method for maintaining an accurate frequency on a voltage controlled oscillator

Country Status (3)

Country Link
US (1) US7375592B2 (en)
AU (1) AU2003282577A1 (en)
WO (1) WO2004032597A2 (en)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI258137B (en) * 2003-04-10 2006-07-11 Via Optical Solution Inc Method and related optical disk accessing apparatus for calibrating optical disk tilt servo system according to non-constant relation between locations and tilt angles of optical disk
US7362767B2 (en) * 2003-07-22 2008-04-22 Lsi Logic Corporation Integrated circuit with on-chip clock frequency matching to upstream head end equipment
US7808325B2 (en) * 2008-04-24 2010-10-05 Texas Instruments Incorporated System and method for frequency pushing/pulling compensation
US20120043999A1 (en) * 2008-07-01 2012-02-23 Quevy Emmanuel P Mems stabilized oscillator
US7982550B1 (en) * 2008-07-01 2011-07-19 Silicon Laboratories Highly accurate temperature stable clock based on differential frequency discrimination of oscillators
US8120430B1 (en) 2009-01-15 2012-02-21 Xilinx, Inc. Stable VCO operation in absence of clock signal
JP5323517B2 (en) 2009-01-30 2013-10-23 ルネサスエレクトロニクス株式会社 Semiconductor device, portable communication terminal and microcomputer
US8836392B2 (en) 2012-06-04 2014-09-16 Silicon Laboratories Inc. Digital locked loop for producing a clock having a selected frequency ratio relative to a clock produced by a MEMS-based oscillator
US8885788B1 (en) * 2013-05-15 2014-11-11 Intel IP Corporation Reducing settling time in phase-locked loops
US9621170B2 (en) 2013-08-13 2017-04-11 Silicon Laboratories Inc. Accurate frequency control using a MEMS-based oscillator
EP3936088A1 (en) * 2014-08-12 2022-01-12 Merit Medical Systems, Inc. Systems and methods for coupling and decoupling a catheter
CN110635803A (en) * 2019-10-07 2019-12-31 珠海市一微半导体有限公司 Phase-locked accelerating circuit based on level width extraction and phase-locked loop system
CN116754831B (en) * 2023-08-16 2023-11-07 北京智芯微电子科技有限公司 Harmonic interference resistant frequency measurement method and device applied to intelligent circuit breaker

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3883817A (en) * 1973-08-20 1975-05-13 Nasa Digital phase-locked loop

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6005425A (en) * 1998-02-04 1999-12-21 Via-Cyrix Inc. PLL using pulse width detection for frequency and phase error correction

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3883817A (en) * 1973-08-20 1975-05-13 Nasa Digital phase-locked loop

Also Published As

Publication number Publication date
AU2003282577A8 (en) 2004-05-04
WO2004032597A2 (en) 2004-04-22
US7375592B2 (en) 2008-05-20
US20060109059A1 (en) 2006-05-25
AU2003282577A1 (en) 2004-05-04

Similar Documents

Publication Publication Date Title
US8248113B2 (en) Method and apparatus for accurate clock synthesis
WO2004032597A3 (en) System and method for maintaining an accurate frequency on a voltage controlled oscillator
US4468773A (en) Laser control apparatus and method
US7230966B2 (en) Injection locking type or MOPA type of laser device
US7825719B2 (en) System and method for wideband phase-adjustable common excitation
WO2003036796A1 (en) Phase-locked loop circuit, delay locked loop circuit, timing generator, semiconductor test instrument, and semiconductor integrated circuit
SE8804461L (en) CIRCUIT FOR MAINTAINING A CLOCK SIGNAL
JP2007033447A (en) Spectrum analyzer for correcting frequency error and method for the same
US20080272810A1 (en) Filterless digital frequency locked loop
SE9504165L (en) Normal frequency generator
US9214947B2 (en) Phase-lock in all-digital phase-locked loops
US5828248A (en) Method and apparatus for generating a clock signal which is compensated for a clock rate thereof
TWI411804B (en) Method and apparatus for compensating a clock bias
DE60026656D1 (en) Phase locked loop and method of generating redundant emergency clock signals
US8766736B2 (en) Methods of frequency versus temperature compensation of existing crystal oscillators
US10992301B1 (en) Circuit and method for generating temperature-stable clocks using ordinary oscillators
US4947382A (en) Direct digital locked loop
WO1998018012A3 (en) Electrical energy meter oscillator compensation
US20100079214A1 (en) Temperature compensation method and apparatus for an output frequency signal based on successive approximation
US7281025B2 (en) Triggered DDS pulse generator architecture
DE60336132D1 (en) DELAYED CIRCLE
JP2674534B2 (en) Oscillator
JP2855449B2 (en) Standard frequency signal generator
US20070008041A1 (en) Layout for a time base
RU1780079C (en) Digital calibrating of time intervals

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
122 Ep: pct application non-entry in european phase
ENP Entry into the national phase

Ref document number: 2006109059

Country of ref document: US

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 10530809

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 10530809

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP