WO2004001837A2 - Methods of forming electronic structures including conductive shunt layers and related structures - Google Patents

Methods of forming electronic structures including conductive shunt layers and related structures Download PDF

Info

Publication number
WO2004001837A2
WO2004001837A2 PCT/US2003/020790 US0320790W WO2004001837A2 WO 2004001837 A2 WO2004001837 A2 WO 2004001837A2 US 0320790 W US0320790 W US 0320790W WO 2004001837 A2 WO2004001837 A2 WO 2004001837A2
Authority
WO
WIPO (PCT)
Prior art keywords
layer
conductive
ofthe
substrate
pad
Prior art date
Application number
PCT/US2003/020790
Other languages
French (fr)
Other versions
WO2004001837A3 (en
Inventor
Krishna K. Nair
Glenn A. Rinne
William E. Batchelor
Original Assignee
Unitive International Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Unitive International Limited filed Critical Unitive International Limited
Priority to AU2003256360A priority Critical patent/AU2003256360A1/en
Publication of WO2004001837A2 publication Critical patent/WO2004001837A2/en
Publication of WO2004001837A3 publication Critical patent/WO2004001837A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
    • H01L21/2885—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0235—Shape of the redistribution layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0235—Shape of the redistribution layers
    • H01L2224/02351—Shape of the redistribution layers comprising interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/0347—Manufacturing methods using a lift-off mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/039—Methods of manufacturing bonding areas involving a specific sequence of method steps
    • H01L2224/03912—Methods of manufacturing bonding areas involving a specific sequence of method steps the bump being used as a mask for patterning the bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/039—Methods of manufacturing bonding areas involving a specific sequence of method steps
    • H01L2224/03914—Methods of manufacturing bonding areas involving a specific sequence of method steps the bonding area, e.g. under bump metallisation [UBM], being used as a mask for patterning other parts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/0502—Disposition
    • H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
    • H01L2224/1146—Plating
    • H01L2224/11462—Electroplating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/1147—Manufacturing methods using a lift-off mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/118—Post-treatment of the bump connector
    • H01L2224/11848—Thermal treatments, e.g. annealing, controlled cooling
    • H01L2224/11849—Reflowing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00013—Fully indexed content
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01057—Lanthanum [La]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01061—Promethium [Pm]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides

Definitions

  • the present invention relates to the field of electronics, and more particularly to electronic structures including solder layers and related methods.
  • Solder layers may be used to provide electrical and mechanical coupling between two electronic substrates, such as in flip-chip bonding.
  • a solder layer may be provided on a conductive pad of an electronic substrate (such as an input/output pad of an integrated circuit substrate), and the solder layer can be used to bond the electronic substrate to a next level of packaging such as a printed circuit board, a ceramic substrate, and/or another integrated circuit device. Accordingly, the solder layer may provide an electrical interconnection between the electronic substrate and the next level of packaging.
  • a solder bump may be provided on a portion of a conductive pad exposed through a via in an insulating layer.
  • a relatively thin underbump metallurgy (UBM) layer may promote adhesion, provide a plating electrode, and/or provide a routing conductor.
  • An insulating layer on the electronic structure may include a via therein exposing a portion of the conductive pad on which the solder layer is provided.
  • a relatively high current density at the via edge may accelerate local electromigration of the solder layer at the via edge.
  • Solder for example, may be particularly susceptible to electromigration because of its relatively low melting temperature. Diffusion of metal in the solder layer away from the via edge may result in formation of a void in the solder layer adjacent the via edge. The void may block current flow thus forcing the current to travel farther past the via edge before turning toward the 5 solder. Accordingly, a void may grow laterally along an interface between the solder and the conductive pad.
  • Solder layers may be relatively sensitive to electromigration as discussed, for example, by W. J. Choi et al. in "Electromigration Of Flip Chip Solder Bump On Cu/Ni(V)/Al Thin Film Under Bump Metallization” (Proceedings of the IEEE Electronic 10 Components Technology Conference, 2002).
  • the disclosure of the Choi et al: reference is hereby incorporated herein in its entirety by reference.
  • 15 electronic structure may include forming a seed layer on an electronic substrate, and forming a conductive shunt layer on portions of the seed layer wherein portions of the seed layer are free of the shunt layer.
  • a conductive barrier layer may be formed on the conductive shunt layer opposite the seed layer wherein the shunt layer comprises a first material and wherein the barrier layer comprises a second material different than
  • solder layer may be formed on the barrier layer opposite the shunt layer wherein the solder layer comprises a third material different than the first and second materials.
  • the shunt layer may include a layer of a metal such as
  • the conductive shunt layer may have a thickness of at least approximately 0.5 ⁇ m.
  • the conductive shunt layer may have a thickness of at least approximately l.O ⁇ m, and more particularly, the conductive shunt layer may have a thickness in the range of approximately 1.O ⁇ m to 5.0 ⁇ .
  • the barrier layer may include a layer of a metal such as nickel, platinum, palladium, and/or combinations thereof.
  • the barrier layer may also include a passivation layer, such as a layer of gold, thereon.
  • the seed layer may include an adhesion layer of a fourth material different than the first material of the conductive shunt layer, and the adhesion layer may include a layer of a metal such as titanium, tungsten, chrome, and/or combinations thereof.
  • the seed layer may include a plating conduction layer on the adhesion layer opposite the substrate, and the plating conduction layer may include a layer of the first material of the conductive shunt layer.
  • the conductive shunt layer can be formed by plating the conductive shunt layer on the exposed surface portion of the seed layer
  • the conductive barrier layer can be formed by plating the conductive barrier layer on the conductive shunt layer
  • the solder layer can be formed by plating the solder layer on the respective barrier layer.
  • Forming the electronic device can also include forming a conductive pad on a substrate, and forming an insulating layer on the substrate and on the conductive pad wherein the insulating layer has a via therein so that a portion of the conductive pad opposite the substrate is free of the insulating layer.
  • the seed layer can be on the insulating layer, on sidewalls of the via, and on the portions of the conductive pad free of the insulating layer
  • the conductive shunt layer can be on the seed layer opposite the portions of the conductive pad free of the insulating layer, opposite the sidewalls of the via, and opposite portions of the insulating layer adjacent the via.
  • forming an electronic structure can include forming a conductive pad on a substrate, and forming an insulating layer on the substrate and on the conductive pad wherein the insulating layer has a via therein so that a portion of the conductive pad opposite the substrate is free of the insulating layer.
  • a conductive shunt layer may be formed on the portion of the conductive pad free of the insulating layer, on sidewalls of the via, and on surface portions of the insulating layer surrounding the via opposite the substrate and the conductive pad, and the conductive shunt layer can have a thickness of at least approximately 0.5 ⁇ m.
  • a conductive barrier layer can be formed on the conductive shunt layer opposite the conductive pad and the insulating layer wherein the shunt layer and the barrier layer comprise different materials.
  • a solder layer can be formed on the barrier layer opposite the shunt layer wherein the solder layer and the barrier layer comprise different materials.
  • the shunt layer may have a thickness of at least approximately 1.O ⁇ m, and the shunt layer can have a thickness in the range of approximately l.O ⁇ m to 5. O ⁇ m.
  • a seed layer may be formed on the conductive pad and on the insulating layer so that the seed layer is between the conductive shunt layer and the portion of the conductive pad free of the insulating layer and so that the seed layer is between the conductive shunt layer and the insulating layer.
  • the seed layer may include an adhesion layer of a material different than that of the conductive shunt layer, and the adhesion layer may include a layer of a metal such as titamum, tungsten, chrome, and/or combinations thereof.
  • the seed layer may include a plating conduction layer on the adhesion layer opposite the substrate, wherein the plating conduction layer and the conductive shunt layer comprise a common material.
  • the conductive shunt layer, the conductive barrier layer, and the solder layer may be on portions of the seed layer, and portions of the seed layer may be free of the conductive shunt layer, the conductive barrier layer, and the solder layer. After forming the solder layer, portions of the seed layer free of the conductive shunt layer, free of the conductive barrier layer, and free of the solder layer may be removed.
  • a mask layer may be formed on the seed layer, wherein the mask layer has a pattern exposing a surface portion of the seed layer opposite the portion of the conductive pad free of the insulating layer, opposite sidewalls of the via, and opposite surface portions of the insulating layer surrounding the via.
  • forming the conductive shunt layer may include plating the ' conductive shunt layer on the exposed portion of the seed layer
  • forming the conductive barrier layer may include plating the conductive barrier layer on the conductive shunt layer
  • forming the solder layer may include plating the solder layer on the barrier layer.
  • the mask layer may be removed after forming the solder layer, and portions of the seed layer surrounding the conductive shunt layer may be removed after removing the mask layer.
  • the conductive shunt layer may include a layer of a metal such as copper
  • the conductive barrier layer may include a layer of a metal such as nickel, platinum, palladium, and/or combinations thereof.
  • methods of forrning an electronic structure may include forming a primary conductive trace on an electronic substrate, the primary conductive trace having a first width, and forming a conductive pad on the electronic substrate, the conductive pad having a second width greater than the first width.
  • An electrical coupling may also be formed between the primary conductive trace and the conductive pad, wherein the electrical coupling provides at least two separate current flow paths between the primary conductive trace and the conductive pad.
  • the electrical coupling may include a flared coupling extending from the primary conductive trace to the conductive pad and having a perforation therein.
  • the electrical coupling may include first and second traces extending from the primary conductive trace to spaced apart portions of the conductive pad. The first and second traces extend to opposite sides of the conductive pad.
  • the conductive pad may be circular, and the first and second traces may extend tangentially from different portions of the circular conductive pad and meet at the primary conductive trace.
  • the first and second traces may extend from the circular pad in parallel directions and turn to meet at the primary conductive trace, and/or the electrical coupling may include a third trace extending from the primary conductive trace to the conductive pad between the first and second traces.
  • the third trace may have a width that is less than a width of either of the first and second traces.
  • a solder layer may be formed on the conductive pad, and a second electronic substrate may be provided on the solder layer wherein at least one of the first and second traces can be coupled to the conductive pad adjacent to a portion of the solder layer subject to compressive stress.
  • an insulating layer may be formed on the electronic substrate, on the conductive trace, on the conductive pad, and on the electrical coupling, wherein the insulating layer has a via therein so that a portion of the conductive pad is free of the insulating layer.
  • the electronic substrate may include a semiconductor substrate, a contact pad on the semiconductor substrate, and an insulating layer on the semiconductor substrate and the contact pad, and the insulating layer may have a via therein so that a portion of the contact pad is free of the insulating layer.
  • the conductive trace, the conductive pad, and the electrical coupling may be on the insulating layer opposite the substrate, and the conductive trace may be electrically coupled with the contact pad through the via.
  • an electronic structure may include an electronic substrate and a seed layer on the electronic substrate.
  • a conductive shunt layer may be on portions of the seed layer wherein portions of the seed layer are free of the conductive shunt layer, and a conductive barrier layer may be on the conductive shunt layer opposite the seed layer wherein the shunt layer comprises a first material and wherein the barrier layer comprises a second material different than the first material.
  • a solder layer may be on the barrier layer opposite the shunt layer.
  • an electronic structure may include a conductive pad on a substrate, and an insulating layer on the substrate and on the conductive pad, wherein the insulating layer has a via therein so that a portion of the conductive pad opposite the substrate is free of the insulating layer.
  • a conductive shunt layer may be on the portion of the conductive pad free of the insulating layer, on sidewalls of the via, and on surface portions of the insulating layer surrounding the via opposite the substrate and the conductive pad, and the conductive shunt layer may have a thickness of at least approximately 0.5 ⁇ m.
  • a conductive barrier layer may be on the conductive shunt layer opposite the conductive pad and the insulating layer wherein the shunt layer and the barrier layer comprise different materials, and a solder layer may be on the barrier layer opposite the shunt layer.
  • an electronic structure may include an electronic substrate, and a primary conductive trace on the electronic substrate, the primary conductive trace having a first width.
  • a conductive pad on the electronic substrate may have a second width greater than the first width.
  • an electrical coupling between the primary conductive trace and the conductive pad may provide at least two separate current flow paths between the primary conductive trace and the conductive pad.
  • Figures 1A-C are cross-sectional views illustrating steps of forming electronic structures according to embodiments of the present invention.
  • Figure ID is a plan view of a conductive pad and trace according to embodiments of the present invention.
  • Figures 2A-2C are cross-sectional views illustrating steps of forming electronic structures according to additional embodiments of the present invention.
  • Figure 2D is a plan view of a conductive pad and trace according to embodiments of the present invention.
  • Figures 3 A-C are respective cross-sectional, plan, and perspective views of electronic structures according to embodiments of the present invention.
  • Figures 4A-E are plan views illustrating conductive interconnects according to embodiments of the present invention.
  • Coupled or “connected” to another element, it can be directly coupled or connected to the other element, or intervening elements may also be present.
  • Like numbers refer to like elements throughout.
  • a conductive shunt can be provided to distribute current across a contact surface of a solder structure, such as a solder bump.
  • a via can be provided in an insulating layer exposing portions of a contact pad
  • a conductive shunt can be provided on the exposed portions of the contact pad and on sidewalls of the via
  • a solder layer can be provided on the conductive shunt opposite the contact pad and opposite the via sidewalls.
  • the conductive shunt can be a layer of a metal, such as copper, having a thickness of at least 0.5 ⁇ m. Current can thus be conducted through the conductive shunt along sidewalls of the via to provide a more uniform distribution of current density throughout the solder structure. Accordingly, electromigration in the solder structure can be reduced, void formation in the solder structure can be reduced, and/or a useful lifetime of the solder structure can be increased.
  • an electronic structure may include a conductive pad 103 on a substrate 101, and an insulating layer 107 on the substrate 101 and conductive pad 103 with a via therein so that portions of the conductive pad 103 are free of the insulating layer 107.
  • the electronic structure may include a conductive trace 105 providing coupling between the conductive pad 103 and other portions of the electronic structure.
  • the conductive trace 105 may have a first width, and the conductive pad 103 may have a second width greater than the first width.
  • the conductive pad 103 When viewed perpendicular to the substrate 101, the conductive pad 103 may have a circular shape, however, other shapes may be provided.
  • the via in the insulating layer 107 may have a shape similar to that of the conductive pad 103 but smaller so that edge portions of the conductive pad 103 are covered by the insulating layer 107.
  • FIG. 1 A plan view of an example of a conductive pad 103' and a conductive trace 105' according to embodiments of the present invention is illustrated in Figure ID.
  • a peripheral portion 103A' of the conductive pad 103' may be covered by an overlying insulating layer, and an interior portion 103B' of the conductive pad 103 may be free of an overlying insulating layer. Accordingly, electrical coupling to a solder layer may be provided through the interior portion 103B' of the conductive pad 103'.
  • the conductive pad 103 and conductive trace 105 may comprise a layer or layers of conductive materials such as copper, aluminum, nickel, titanium, and/or combinations and/or alloys thereof.
  • the conductive pad 103 may be electrically coupled to a portion of the substrate opposite the via so that the conductive trace is not required.
  • a seed layer 110 may be formed on the insulating layer 107, on sidewalls of the via through the insulating layer, and on portions of the conductive pad 103 free of the insulating layer 107.
  • the seed layer 110 may be used as a plating electrode for subsequent electroplating. More particularly, the seed layer 110 may include an adhesion layer 109 to provide adhesion between subsequently electroplated layers and the conductive pad 103 and the insulating layer 107.
  • the adhesion layer for example, may include a layer of titanium, tungsten, chrome, and/or combinations thereof.
  • the seed layer 110 may also include a plating conduction layer 111, such as a layer of copper.
  • the plating conduction layer may have a thickness in the range of approximately 0.1 ⁇ m to 0.5 ⁇ m.
  • the plating conduction layer may provide electrical conduction for subsequent electroplating.
  • the seed layer 110 including the adhesion layer 109 and the plating conduction layer 111, may have a thickness of approximately 0.15 ⁇ m.
  • a conductive shunt layer 113, a barrier layer 115, and a solder layer 117 can then be selectively formed on the seed layer 110.
  • the conductive shunt layer 113, the barrier layer 115, and the solder layer 117 may be selectively formed on portions of the seed layer 110 opposite the conductive pad 103, opposite sidewalls of the via exposing the conductive pad 103, and opposite portions of the insulating layer 107 surrounding the via.
  • the conductive shunt layer 113, the barrier layer 115, and the solder layer 117 may be selectively formed on portions of the seed layer 110 remote from the conductive pad 103.
  • the conductive shunt layer 113, the barrier layer 115, and the solder layer 117 may be selectively formed by electroplating through a mask. More particularly, a mask may be formed on the seed layer 110, wherein the mask has a pattern exposing portions of the seed layer 110 on which the conductive shunt layer, the barrier layer, and the solder layer are to be electroplated. The seed layer can then provide an electroplating electrode for successively plating the conductive shunt layer 113, the barrier layer 115, and the solder layer 117. Once the electroplating has been completed, the mask can be removed.
  • electroplating has been discussed as a means for forming the conductive shunt layer, the barrier layer, and the solder layer
  • these layers may be formed by other means such as electroless plating, evaporation, sputtering, solder paste, solder ball placement, liquid metal jetting, and/or chemical vapor deposition.
  • one or more of the conductive shunt layer, the barrier layer, and/or the solder layer may be formed non-selectively across the substrate and then patterned using photolithography to provide the structure illustrated in Figure 1 A.
  • the conductive shunt layer 113 may be a layer of a metal, such as copper, having a thickness of at least approximately 0.5 ⁇ m. According to particular embodiments, the conductive shunt layer 113 may be a layer of a metal having a thickness of at least approximately 1.O ⁇ m, and more particularly having a thickness in the range of approximately 1.O ⁇ m to 5.0 ⁇ m.
  • the barrier layer 115 may be a layer of a barrier metal, such as nickel, platinum, palladium, and/or combinations thereof, having a thickness in the range of approximately 1 ⁇ m to 2 ⁇ m.
  • the solder layer 117 may be a layer of lead-tin solder, but other solder materials may be used.
  • portions of the seed layer 110 may remain free of the conductive shunt layer, the barrier layer, and the solder layer, as shown in Figure 1 A. These exposed portions of the seed layer 110 may be selectively removed using the solder layer 117, the barrier layer 115, and/or the conductive shunt layer 113 as a patterning mask. For example, an etch chemistry may be selected that etches the seed layer selectively with respect to the solder layer 117 and/or the barrier layer 115.
  • the exposed portions of the seed layer 110 may be selectively removed without requiring a separate masking step, as shown in Figure IB, to provide the patterned seed layer 110' which includes the patterned conductive adhesion layer 109' and the patterned plating conduction layer 111'.
  • the solder layer 117 can then be heated above its melting temperature (also referred to as a reflow operation) and then cooled to provide a rounded solder bump 117' as shown in Figure lC.
  • the solder layer 117 may be heated above its melting temperature and then cooled while in contact with a pad of another substrate to provide mechanical and/or electrical coupling between the substrate 101 and the other substrate.
  • a relatively thick conductive shunt layer 113 current can be distributed more evenly across the solder bump 117'. Accordingly, electromigration and/or void formation within the solder bump 117' may be reduced and/or a mean time to failure may be increased.
  • the barrier layer 115 may help maintain an integrity of the conductive shunt layer 113 during reflow of the solder layer 117.
  • the conductive shunt layer 113 may comprise a material that may readily dissolve into solder while the barrier layer 115 may comprise a material that does not readily dissolve into the solder layer 117 during solder reflow. Accordingly, a dissolvable material of the conductive shunt layer 113 may be protected by the barrier layer 115 during solder reflow.
  • the conductive shunt layer 113 may comprise copper which may readily dissolve into lead-tin solder, and the barrier layer 115 may comprise a metal (such as nickel, platinum, palladium, and/or combinations thereof) that may not readily dissolve into lead-tin solder.
  • a layer of a passivating material such as gold may also be provided on the barrier layer 115.
  • a passivation layer such as a layer of gold, may be formed on the conductive shunt layer 113.
  • the passivation layer can be formed by plating using the same mask used when forming the conductive shunt layer 113.
  • a solder ball can then be placed on the passivation layer instead of plating a solder layer.
  • the mask and/or the seed layer 110 can be removed before or after placement ofthe solder ball.
  • portions of the seed layer 110 covered by the conductive shunt layer 113 and the passivation layer can be maintained while removing portions ofthe seed layer 110 not covered by the passivation layer and the conductive shunt layer 113 using an etch chemistry that selectively removes materials ofthe seed layer 110 with respect to the passivation layer and/or the solder ball.
  • the conductive shunt layer may be provided as a part of a seed layer, and a separate plating conduction layer may not be required.
  • Steps of forming electronic structures including conductive shunt layers as a part of a seed layer are illustrated in Figures 2A-C.
  • an electronic structure may include a conductive pad 203 on a substrate 201, and an insulating layer 207 on the substrate 201 and conductive pad 203 with a via therein so that portions ofthe conductive pad 203 are free ofthe insulating layer 207.
  • the electronic structure may include a conductive trace 205 providing coupling between the conductive pad 203 and other portions ofthe electronic structure.
  • the conductive trace 205 may have a first width, and the conductive pad 203 may have a second width greater than the first width.
  • the conductive pad 203 may have a circular shape, however, other shapes may be provided.
  • the via in the insulating layer 207 may have a shape similar to that ofthe conductive pad 203 but smaller so that edge portions ofthe conductive pad 103 are covered by the insulating layer 207.
  • a peripheral portion 203A' ofthe conductive pad 203' may be covered by an overlying insulating layer, and an interior portion 203B' ofthe conductive pad 203 may be free of an overlying insulating layer. Accordingly, electrical coupling to a solder layer may be provided through the interior portion 203B' ofthe conductive pad 203'.
  • a seed layer 210 may be formed on the insulating layer 207, on sidewalls of the via through the insulating layer, and on portions ofthe conductive pad 203 free of the insulating layer 207.
  • the seed layer 210 may be used as a plating electrode for subsequent electroplating. More particularly, the seed layer 210 may include a relatively thick conductive shunt layer 213.
  • the seed layer 210 may also include an adhesion layer 209 to provide adhesion between the conductive shunt layer 213 and the conductive pad 203 and the insulating layer 207.
  • the adhesion layer for example, may include a layer of titanium, tungsten, chrome, and/or combinations thereof.
  • the conductive shunt layer 213 may thus be formed across an entirety ofthe insulating layer 207, and the conductive shunt layer 213 may be a layer of a metal such as copper, having a thickness of at least approximately 0.5 ⁇ m. According to particular embodiments, the conductive shunt layer may be a layer of a metal, such as copper, having a thickness of at least approximately l.O ⁇ m, and more particularly the conductive shunt layer may have a thickness in the range of approximately 1.O ⁇ m to 5. O ⁇ m.
  • the conductive shunt layer 213 may provide a conduction layer for subsequent electroplating.
  • a barrier layer 215, and a solder layer 217 can then be selectively formed on the seed layer 210.
  • the barrier layer 215, and the solder layer 217 may be selectively formed on portions ofthe seed layer 210 opposite the conductive pad 203, opposite sidewalls ofthe via exposing the conductive pad 203, and opposite portions ofthe insulating layer 207 surrounding the via.
  • the barrier layer 215, and the solder layer 217 may be selectively formed on portions ofthe seed layer 210 remote from the conductive pad 203.
  • the barrier layer 215, and the solder layer 217 may be selectively formed by electroplating through a mask. More particularly, a mask may be formed on the seed layer 210, wherein the mask has a pattern exposing portions ofthe seed layer 210 on which the barrier layer, and the solder layer are to be electroplated. The seed layer can then provide an electroplating electrode for successively plating the barrier layer 215, and/or the solder layer 217. Once the electroplating has been completed, the mask can be removed.
  • barrier layer While electroplating has been discussed as a means for forming the barrier layer, and the solder layer, these layers may be formed by other means such as electroless plating, evaporation, sputtering, solder paste, solder ball placement, liquid metal jetting, and/or chemical vapor deposition. Moreover, one or more ofthe barrier layer, and/or the solder layer may be formed non-selectively across the substrate and then patterned using photolithography to provide the structure illustrated in Figure 2A.
  • the barrier layer 215 may be a layer of a barrier metal (such as nickel, platinum, palladium, and/or combinations thereof) having a thickness in the range of approximately l ⁇ m to 2 ⁇ m.
  • the solder layer 217 may be a layer of lead-tin solder, but other solder materials may be used.
  • portions ofthe seed layer 210 may remain free ofthe barrier layer, and the solder layer, as shown in Figure 2A. These exposed portions ofthe seed layer 210 may be selectively removed using the solder layer 217 and/or the barrier layer 215 as a patterning mask. For example, an etch chemistry may be selected that etches the seed layer selectively with respect to the solder layer 217 and/or the barrier layer 215. Accordingly, the exposed portions ofthe seed layer 210 may be selectively removed without requiring a separate masking step as shown in Figure 2B to provide the patterned seed layer 210' mcluding conductive shunt layer 213'.
  • the patterned seed layer 210' may also include patterned adhesion layer 209'.
  • the solder layer 217 can then be heated above its melting temperature (also referred to as a reflow operation) and then cooled to provide a rounded solder bump 217' as shown in Figure 2C.
  • the solder layer 217 may be heated above its melting temperature and then cooled while in contact with a pad of another substrate to provide mechanical and/or electrical coupling between the substrate 201 and the other substrate.
  • a relatively thick conductive shunt layer 213 current can be distributed more evenly across the solder bump 217'. Accordingly, electromigration and/or void formation within the solder bump 217' may be reduced and/or a mean time to failure may be increased.
  • the barrier layer 215 may help maintain an integrity ofthe conductive shunt layer 213 during reflow ofthe solder layer 217.
  • the conductive shunt layer 213 may comprise a material that may readily dissolve into solder while the barrier layer 215 may comprise a material that does not readily dissolve into the solder layer 217 during solder reflow. Accordingly, a dissolvable material ofthe conductive shunt layer 213 may be protected by the barrier layer 215 during solder reflow.
  • the conductive shunt layer 213 may comprise copper which may readily dissolve into lead-tin solder, and the barrier layer 215 may comprise a metal (such as nickel, platinum, palladium, and/or combinations thereof) that may not readily dissolve into lead-tin solder.
  • the barrier layer 215 may also comprise a layer of a passivating material such as gold.
  • electromigration and/or void formation within the solder bump 217' may be reduced, and/or a lifetime ofthe device may be increased.
  • the conductivity of a conductive shunt layer according to embodiments ofthe present invention may significantly reduce a current density in solder at a critical region ofthe via. By selecting the materials and thicknesses ofthe conductive shunt layer, an amount of current carried by the conductive shunt layer on the via sidewalls can reduce a current density in the solder by 25% or more. Because electromigration lifetime may depend on the inverse square ofthe current density, a 25% reduction in current density may effectively double a lifetime of a device including a conductive shunt layer according to embodiments ofthe present invention.
  • a thickness of a conductive shunt layer can thus be chosen to increase lifetime with respect to electromigration failure.
  • Solders may be sensitive to electromigration due to their relatively low melting points.
  • a critical region may be the via where current may be crowded into an area with a radius smaller than that ofthe body ofthe bump.
  • the higher current density can lead to shortened lifetime due to electromigration.
  • an electronic structure may include a conductive pad 303 on substrate 301, and an insulating layer 307 on the substrate 301 and conductive pad 303. More particularly, the insulating layer 307 may have a via 308 therein so that portions ofthe conductive pad 303 are free ofthe insulating layer 307.
  • a conductive shunt layer 313 may be provided on portions ofthe conductive pad 303 free ofthe passivation layer 307, on sidewalls ofthe via 308, and on portions ofthe passivation layer 307 adjacent the via 308, and a solder layer 317 may be provided on the conductive shunt layer 313.
  • the conductive shunt layer 313 may be a layer of a metal, such as copper, having a thickness of at least approximately 0.5 ⁇ m. According to particular embodiments, the conductive shunt layer 313 may be a layer of a metal having a thickness of at least approximately 1.O ⁇ m, and more particularly in the range of approximately l.O ⁇ m to 5.0 ⁇ m.
  • the conductive shunt layer 313 may include an adhesion layer, such as a layer of titanium, tungsten, chrome, and/or combinations thereof, adjacent the insulating layer 307 and the conductive pad 303, and the conductive shunt layer 313 may also include a barrier layer, such as a layer of nickel, platinum, palladium, and/or combinations thereof, adjacent the solder layer 317.
  • Figures 3B and 3C are top and perspective views, respectively, of portions ofthe conductive shunt layer 313 and solder layer 317 within the via 308.
  • UBM underbump metallurgy layer
  • the conductivity of a conventional underbump metallurgy layer (UBM) is often ignored in flip chip design because the current flow may be substantially parallel to the thickness direction ofthe UBM and the UBM may account for only 1% of a total bump thickness.
  • current may be conducted perpendicular to the thickness direction, through the conductive shunt layer 313 along via 308 sidewalls.
  • the conductive shunt layer 313 conductivity can aid in reducing a current density ofthe solder layer 317 adjacent the via 308 edge on the conductive pad 303 and in improving a lifetime of a solder joint.
  • a current-carrying cross sectional area of a conductive shunt layer 313 according to embodiments ofthe present invention may be relatively large because it is at the circumference ofthe cylinder and the conductive shunt layer 313 metal may be more conductive than the solder of solder layer 317.
  • the conductive shunt layer 313 metal may be more conductive than the solder of solder layer 317.
  • some 31% percent ofthe current flows in the conductive shunt layer 313. Because lifetime is proportional to inverse square of current density:
  • Conductive shunt layers may thus act as current spreading layers according to embodiments ofthe present invention. Stated in other words, a conductive shunt layer may spread current across a bottom surface of a solder layer so that current is more evenly distributed across a cross section ofthe solder layer parallel with the substrate and so that current crowding in the solder layer at a via corner adjacent a line entry to the conductive pad can be reduced. As discussed above, current entering/exiting the solder layer can be spread along via sidewalls and onto a surface of an insulating layer opposite the conductive pad through the conductive shunt layer.
  • current crowding may be reduced by providing a plurality of current paths to a conductive pad on which a solder layer is formed.
  • a conductive pad 401 may be provided on an insulating layer of a substrate, and a conductive trace 403 may provide routing of electrical signals between the conductive pad 401 and another portion ofthe substrate.
  • an electrical coupling 405 may provide at least two separate current flow paths between the conductive trace 403 and the conductive pad 401.
  • an insulating layer may be provided on the substrate, on the conductive trace 403, and on the conductive pad 401.
  • a via may be provided in the insulating layer so that an interior portion 401A ofthe conductive pad 401 is free ofthe passivation layer and so that a peripheral portion 401B ofthe conductive pad 401 is covered by the passivation layer.
  • the conductive pad 401, the conductive trace 403, and the electrical coupling 405 may comprise a common structure. More particularly, the conductive pad 401, the conductive trace 403, and the electrical coupling 405 may be formed by providing a conductive layer on the substrate, and patterning the conductive layer using photolithography. As shown, the conductive trace 403 may have a first width, and the conductive pad 401 may have a second width greater than the first width. Use of a relatively narrow conductive trace may facilitate routing a plurality of conductive traces/pads on a common substrate, and use of a relatively wide conductive pad may facilitate use of relatively large solder bumps.
  • the electrical coupling 405 between the conductive trace 403 and the conductive pad 401 may provide at least two separate current flow paths 405A and 405B between the conductive trace and the conductive pad. More particularly, the separate current flow paths may be defined by providing a perforation 407 in the electrical coupling 405 between the conductive pad 401 and the conductive trace 403 so that separate current flow paths are provided on either side ofthe perforation. Moreover, the electrical coupling 405 may be flared to provide contact with a relatively large portion ofthe conductive pad. While the conductive trace 403 and the electrical coupling 405 are provided with separate reference numbers, it will understood that the electrical coupling may be considered a part ofthe conductive trace.
  • the perforation 407 By providing the perforation 407 in a center portion ofthe electrical coupling, a local current flow through the center ofthe electrical coupling may be blocked so that a more even distribution of current can be provided to a solder layer on the portion 401A ofthe conductive pad 401 free ofthe passivation layer. Stated in other words, a peak current density in the solder layer at the via edge may be reduced by including the perforation 407.
  • the perforation 407 may be circular, but the perforation may have other shapes.
  • the perforation 407' in electrical coupling 405' may have a slotted shape to provide separate current paths 405 A' and 405B'.
  • the perforation 407' may be flared and/or may have a triangular shape.
  • the separate current paths 405 A' and 405B' may be viewed as first and second traces extending from the conductive trace 403 to the conductive pad 401.
  • Electrical couplings according to additional embodiments ofthe present invention are illustrated in Figure 4C. As shown, a conductive pad 501 may be provided on an insulating layer of a substrate, and a conductive trace 503 may provide routing of electrical signals between the conductive pad 501 and another portion of the substrate. In addition, an electrical coupling including separate traces 505A and 505B may provide at least two separate current flow paths between the conductive trace 503 and the conductive pad 501.
  • an insulating layer may be provided on the substrate, on the conductive trace 503, and on the conductive pad 501.
  • a via may be provided in the insulating layer so that an interior portion 501 A ofthe conductive pad 501 is free ofthe passivation layer and so that a peripheral portion 501B ofthe conductive pad 501 is covered by the" passivation layer.
  • the conductive pad 501, the conductive trace 503, and the electrical coupling 505 may comprise a common structure. More particularly, the conductive pad 501, the conductive trace 503, and the electrical coupling 505 may be formed by providing a conductive layer on the substrate, and patterning the conductive layer using photolithography. As shown, the conductive trace 503 may have a first width, and the conductive pad 501 may have a second width greater than the first width. Use of a relatively narrow conductive trace may facilitate routing a plurality of conductive traces/pads on a common substrate, and use of a relatively wide conductive pad may facilitate use of relatively large solder bumps.
  • the electrical coupling 505 between the conductive trace 503 and the conductive pad 501 may include at least two separate traces 505A and 505B providing at least two separate current flow paths 505A' and 505B' between the conductive trace and the conductive pad.
  • the region 507' between the separate traces 505A and 505B may be free of a conductive material from which the electrical coupling 505 is formed.
  • the separate traces 505A and 505B may contact opposite sides ofthe conductive pad 501 as shown in Figure 4C. Accordingly, current may be provided to the conductive pad 501 and to a solder layer on the interior portion 501A ofthe conductive pad 501 from opposite sides thereof.
  • a conductive pad 601 may be provided on an insulating layer of a substrate, and a conductive trace 603 may provide routing of electrical signals between the conductive pad 601 and another portion of the substrate.
  • an electrical coupling including separate traces 605A and 605B may provide at least two separate current flow paths 605A' and 605B' between the conductive trace 603 and the conductive pad 601.
  • an insulating layer may be provided on the substrate, on the conductive trace 603, and on the conductive pad 601.
  • a via may be provided in the insulating layer so that an interior portion 601A ofthe conductive pad 601 is free ofthe passivation layer and so that a peripheral portion 601B ofthe conductive pad 601 is covered by the passivation layer.
  • the conductive pad 601, the conductive trace 603, and the separate traces 605A and 605B may comprise a common structure. More particularly, the conductive pad 601, the conductive trace 603, and the separate traces 605A and 605B may be formed by providing a conductive layer on the substrate, and patterning the conductive layer using photolithography. As shown, the conductive trace 603 may have a first width, and the conductive pad 601 may have a second width greater than the first width.
  • Use of a relatively narrow conductive trace may facilitate routing a plurality of conductive traces/pads on a common substrate, and use of a relatively wide conductive pad may facilitate use of relatively large solder bumps.
  • the separate traces 605A and 605B between the conductive trace 603 and the conductive pad 601 may provide at least two separate current flow paths 605A* and 605B' between the conductive trace and the conductive pad.
  • the region 607 between the separate traces 605A and 605B may be free of a conductive material from which the electrical coupling 605, the conductive trace 603, and the conductive traces 605A and 605B are formed.
  • the separate traces 605A and 605B may extend tangentially from the conductive pad 601, and/or the separate traces 605A and 605B may extend in a parallel direction from the contact pad 601.
  • separate current paths 605A' and 605B' may be provided to the conductive pad 601 and to a solder layer on the interior portion 601 A ofthe conductive pad 601 at relatively widely spaced apart portions ofthe conductive pad without significantly increasing a width ofthe conductive pad when combined with the separate traces 605A and 605B.
  • a conductive pad 701 - may be provided on an insulating layer of a substrate, and a conductive trace 703 may provide routing of electrical signals between the conductive pad 701 and another portion of the substrate.
  • an electrical coupling including separate traces 705A and 705B may provide at least two separate current flow paths 705A' and 705B' between the conductive trace 703 and the conductive pad 701.
  • an insulating layer may be provided on the substrate, on the conductive trace 703, and on the conductive pad 701.
  • a via may be provided in the insulating layer so that an interior portion 701 A ofthe conductive pad 701 is free ofthe passivation layer and so that a peripheral portion 70 IB ofthe conductive pad 701 is covered by the passivation layer.
  • the separate traces 705A and 705B may be symmetric with respect to the conductive trace 703 as discussed above with regard to separate traces 605A and 605B of Figure 4D.
  • a third conductive trace 709 may be provided between the separate traces 705A and 705B.
  • the third conductive trace 709 may provide a more even distribution of current to the conductive pad 701 and to a solder layer on interior portions 701A ofthe conductive pad 701.
  • the third trace 709 may be centered between the traces 705A and 705B so that current paths 705A' and 705B' provide relatively symmetric current flows, and a width ofthe third trace 709 may be narrow relative to a width of traces 705A and 705B so that a current through path 709' is not too great and so that sufficient current is maintained through paths 705A' and 705B'.
  • the third trace 709 may comprise a common structure. More particularly, the conductive pad 701, the conductive trace 703, the first and second separate traces 705A and 705B, and the third trace 709 may be formed by providing a conductive layer on the substrate, and patterning the conductive layer using photolithography. As shown, the conductive trace 703 may have a first width, and the conductive pad 701 may have a second width greater than the first width. Use of a relatively narrow conductive trace may facilitate routing a plurality of conductive traces/pads on a common substrate, and use of a relatively wide conductive pad may facilitate use of relatively large solder bumps.
  • the regions 707 between the separate traces 705A, 705B, and 709 may be free of a conductive material from which the electrical coupling 705, the conductive trace 703, and the conductive traces 705A, 705B, and 709 are formed. Moreover, the separate traces 705A and 705B may extend tangentially from the conductive pad 701, and/or the separate traces 705A and 705B may extend in a parallel direction from the contact pad 701. Moreover, the separate traces 705A and 705B may be symmetrical about the trace 709.
  • separate and spaced apart current paths 705A', 705B', and 709 may be provided to the conductive pad 701 and to a solder layer on the interior portion 701A ofthe conductive pad 701.
  • the conductive pads, conductive traces, and electrical couplings discussed above with regard to Figures 4A-E may be implemented in place ofthe conductive traces 105 and/or 205 and conductive pads 103 and/or 203 (shown in cross section) of Figures 1A-C and 2A-C.
  • peripheral portions 401B, 501B, 601B, and/or 701B of conductive pads 401, 510, 601, and 701 may be covered with an insulating layer, and the insulating layer may have a via therein so that interior portions 401A, 501 A, 601 A, and/or 701 A of conductive pads 401, 510, 601, and 701 are free ofthe insulating layer.
  • a solder layer may be formed on the interior portions ofthe conductive pads, on sidewalls ofthe via in the insulating layer, and on portions ofthe insulating layer surrounding the via.
  • a conductive shunt layer may be provided between the solder layer and the conductive pad and the insulating layer.
  • Conductive traces 105 and 205 of Figures 1A-C and 2A-C may alternately be provided without a flared electrical coupling, without separate current paths, and/or without perforations.
  • placement of a trace in contact with a conductive pad may be determined relative to mechanical strain applied to a solder layer on the conductive pad after the solder layer is bonded to a second substrate.
  • lateral forces parallel to the substrates
  • the solder layer may strain to absorb the stress. More particularly, one side ofthe solder layer on the conductive pad may be subjected to tensile strain, and an opposite side ofthe solder layer on the conductive pad may be subjected to compressive strain.
  • a greater current density may result in portions of a solder layer on a conductive pad adjacent a conductive trace providing the electrical interconnection for the pad.
  • the greater current density may result in more rapid electromigration and void formation in portions ofthe solder layer on a conductive pad adjacent a conductive trace providing electrical interconnection for the pad.
  • one or more conductive traces may be coupled to the conductive pad adjacent a portion ofthe solder layer that is subjected to compressive stress. Accordingly, a void formed in the solder layer adjacent the coupling with the conductive trace may be compressed and shunted due to the compressive stress.
  • opposite sides of a solder layer on a conductive pad may be subjected to alternating compressive and tensile strains and portions ofthe solder layer between the opposite sides subjected to the compressive and tensile strains may be neutrally strained.
  • a conductive trace or traces are coupled to the conductive pad adjacent one or more neutrally strained portions ofthe solder layer.
  • a solder layer on the interior portion 501A of conductive pad 501 of Figure 4C may be subjected to alternating compressive and tensile strains applied parallel to the direction ofthe trace 503.
  • the separate traces 505A and 505B may be coupled to opposite sides ofthe conductive pad that may be neutrally strained.
  • Electronic structures according to embodiments ofthe present invention may thus include a primary conductive trace on an electronic substrate wherein the primary conductive trace has a first width, and a conductive pad on the electronic substrate wherein the conductive pad has a second width greater than the first width.
  • An electrical coupling between the primary conductive trace and the conductive pad may provide different resistances to current flow across a width thereof. Different resistances may be provided, for example, by providing an opening in the electrical coupling such as the perforation 407 illustrated in Figure 4A.
  • an electrical coupling according to embodiments ofthe present invention may have different thicknesses across a width thereof.
  • the electrical coupling 405 of Figure 4A may include a relatively thin layer of a conductive material in place ofthe perforation 407 wherein the relatively thin layer has a thickness that is less that a thickness ofthe remainder ofthe electrical coupling.
  • the relatively thin layer and the remainder ofthe electrical coupling may comprise the same material.
  • the electrical coupling may include a layer of a first conductive material in place ofthe perforation 407 at a central portion thereof and a layer of a second conductive material along peripheral portions thereof wherein the first and second conductive materials have different resistivities.
  • the layer ofthe second conductive material may extend across the electrical coupling on the layer ofthe first conductive material. Electrical couplings according to embodiments ofthe present invention may thus provide relatively uniform distribution of current for the conductive pad.

Abstract

Methods of forming an electronic structure may include forming a seed layer on an electronic substrate, and forming a conductive shunt layer on portions of the seed layer wherein portions of the seed layer are free of the conductive shunt layer. A conductive barrier layer may be formed on the conductive shunt layer opposite the seed layer wherein the conductive shunt layer comprises a first material and wherein the barrier layer comprises a second material different than the first material. Moreover, a solder layer may be formed on the barrier layer opposite the conductive shunt layer wherein the solder layer comprises a third material different than the first and second materials. Related structures are also discussed.

Description

METHODS OF FORMING ELECTRONIC STRUCTURES INCLUDING CONDUCTIVE SHUNT LAYERS AND RELATED STRUCTURES
Related Application
This application claims priority from U.S. Provisional Patent Application No. 60/391,511 filed on June 25, 2002, the disclosure of which is hereby incorporated herein by reference in its entirety.
Field Of The Invention The present invention relates to the field of electronics, and more particularly to electronic structures including solder layers and related methods.
Background
Solder layers may be used to provide electrical and mechanical coupling between two electronic substrates, such as in flip-chip bonding. In particular, a solder layer may be provided on a conductive pad of an electronic substrate (such as an input/output pad of an integrated circuit substrate), and the solder layer can be used to bond the electronic substrate to a next level of packaging such as a printed circuit board, a ceramic substrate, and/or another integrated circuit device. Accordingly, the solder layer may provide an electrical interconnection between the electronic substrate and the next level of packaging.
More particularly, a solder bump may be provided on a portion of a conductive pad exposed through a via in an insulating layer. In addition, a relatively thin underbump metallurgy (UBM) layer may promote adhesion, provide a plating electrode, and/or provide a routing conductor. An insulating layer on the electronic structure may include a via therein exposing a portion of the conductive pad on which the solder layer is provided. As current flowing in a conventional structure reaches an edge of a solder bump via, a lower resistance of the bump may cause, most of the current to turn the corner at the via edge. A non-uniform current density may result, and a non-uniform current density may reduce reliability.
More particularly, a relatively high current density at the via edge may accelerate local electromigration of the solder layer at the via edge. Solder, for example, may be particularly susceptible to electromigration because of its relatively low melting temperature. Diffusion of metal in the solder layer away from the via edge may result in formation of a void in the solder layer adjacent the via edge. The void may block current flow thus forcing the current to travel farther past the via edge before turning toward the 5 solder. Accordingly, a void may grow laterally along an interface between the solder and the conductive pad.
Solder layers may be relatively sensitive to electromigration as discussed, for example, by W. J. Choi et al. in "Electromigration Of Flip Chip Solder Bump On Cu/Ni(V)/Al Thin Film Under Bump Metallization" (Proceedings of the IEEE Electronic 10 Components Technology Conference, 2002). The disclosure of the Choi et al: reference is hereby incorporated herein in its entirety by reference.
Summary
According to embodiments of the present invention, methods of forming an
15 electronic structure may include forming a seed layer on an electronic substrate, and forming a conductive shunt layer on portions of the seed layer wherein portions of the seed layer are free of the shunt layer. A conductive barrier layer may be formed on the conductive shunt layer opposite the seed layer wherein the shunt layer comprises a first material and wherein the barrier layer comprises a second material different than
20 the first material. Moreover, a solder layer may be formed on the barrier layer opposite the shunt layer wherein the solder layer comprises a third material different than the first and second materials.
After forming the solder layer, portions of the seed layer free of the solder layer may be removed. The shunt layer may include a layer of a metal such as
25 copper, and the conductive shunt layer may have a thickness of at least approximately 0.5μm. In addition, the conductive shunt layer may have a thickness of at least approximately l.Oμm, and more particularly, the conductive shunt layer may have a thickness in the range of approximately 1.Oμm to 5.0μ. The barrier layer may include a layer of a metal such as nickel, platinum, palladium, and/or combinations thereof.
■30 The barrier layer may also include a passivation layer, such as a layer of gold, thereon.
The seed layer may include an adhesion layer of a fourth material different than the first material of the conductive shunt layer, and the adhesion layer may include a layer of a metal such as titanium, tungsten, chrome, and/or combinations thereof. In addition, the seed layer may include a plating conduction layer on the adhesion layer opposite the substrate, and the plating conduction layer may include a layer of the first material of the conductive shunt layer. After forming the seed layer, a mask layer may be formed on the seed layer wherein the mask layer has a pattern exposing a surface portion of the seed layer. Accordingly, the conductive shunt layer can be formed by plating the conductive shunt layer on the exposed surface portion of the seed layer, the conductive barrier layer can be formed by plating the conductive barrier layer on the conductive shunt layer, and the solder layer can be formed by plating the solder layer on the respective barrier layer.
Forming the electronic device can also include forming a conductive pad on a substrate, and forming an insulating layer on the substrate and on the conductive pad wherein the insulating layer has a via therein so that a portion of the conductive pad opposite the substrate is free of the insulating layer. More particularly, the seed layer can be on the insulating layer, on sidewalls of the via, and on the portions of the conductive pad free of the insulating layer, and the conductive shunt layer can be on the seed layer opposite the portions of the conductive pad free of the insulating layer, opposite the sidewalls of the via, and opposite portions of the insulating layer adjacent the via.
According to additional embodiments of the present invention, forming an electronic structure can include forming a conductive pad on a substrate, and forming an insulating layer on the substrate and on the conductive pad wherein the insulating layer has a via therein so that a portion of the conductive pad opposite the substrate is free of the insulating layer. A conductive shunt layer may be formed on the portion of the conductive pad free of the insulating layer, on sidewalls of the via, and on surface portions of the insulating layer surrounding the via opposite the substrate and the conductive pad, and the conductive shunt layer can have a thickness of at least approximately 0.5μm. A conductive barrier layer can be formed on the conductive shunt layer opposite the conductive pad and the insulating layer wherein the shunt layer and the barrier layer comprise different materials. In addition, a solder layer can be formed on the barrier layer opposite the shunt layer wherein the solder layer and the barrier layer comprise different materials. The shunt layer may have a thickness of at least approximately 1.Oμm, and the shunt layer can have a thickness in the range of approximately l.Oμm to 5. Oμm.
Before forming the conductive shunt layer, a seed layer may be formed on the conductive pad and on the insulating layer so that the seed layer is between the conductive shunt layer and the portion of the conductive pad free of the insulating layer and so that the seed layer is between the conductive shunt layer and the insulating layer.
The seed layer may include an adhesion layer of a material different than that of the conductive shunt layer, and the adhesion layer may include a layer of a metal such as titamum, tungsten, chrome, and/or combinations thereof. In addition, the seed layer may include a plating conduction layer on the adhesion layer opposite the substrate, wherein the plating conduction layer and the conductive shunt layer comprise a common material. Moreover, the conductive shunt layer, the conductive barrier layer, and the solder layer may be on portions of the seed layer, and portions of the seed layer may be free of the conductive shunt layer, the conductive barrier layer, and the solder layer. After forming the solder layer, portions of the seed layer free of the conductive shunt layer, free of the conductive barrier layer, and free of the solder layer may be removed.
After forming the seed layer, a mask layer may be formed on the seed layer, wherein the mask layer has a pattern exposing a surface portion of the seed layer opposite the portion of the conductive pad free of the insulating layer, opposite sidewalls of the via, and opposite surface portions of the insulating layer surrounding the via. Accordingly, forming the conductive shunt layer may include plating the ' conductive shunt layer on the exposed portion of the seed layer, forming the conductive barrier layer may include plating the conductive barrier layer on the conductive shunt layer, and forming the solder layer may include plating the solder layer on the barrier layer. The mask layer may be removed after forming the solder layer, and portions of the seed layer surrounding the conductive shunt layer may be removed after removing the mask layer. More particularly, the conductive shunt layer may include a layer of a metal such as copper, and the conductive barrier layer may include a layer of a metal such as nickel, platinum, palladium, and/or combinations thereof. According to yet additional embodiments of the present invention, methods of forrning an electronic structure may include forming a primary conductive trace on an electronic substrate, the primary conductive trace having a first width, and forming a conductive pad on the electronic substrate, the conductive pad having a second width greater than the first width. An electrical coupling may also be formed between the primary conductive trace and the conductive pad, wherein the electrical coupling provides at least two separate current flow paths between the primary conductive trace and the conductive pad.
The electrical coupling may include a flared coupling extending from the primary conductive trace to the conductive pad and having a perforation therein. The electrical coupling may include first and second traces extending from the primary conductive trace to spaced apart portions of the conductive pad. The first and second traces extend to opposite sides of the conductive pad. In an alternative, the conductive pad may be circular, and the first and second traces may extend tangentially from different portions of the circular conductive pad and meet at the primary conductive trace. The first and second traces may extend from the circular pad in parallel directions and turn to meet at the primary conductive trace, and/or the electrical coupling may include a third trace extending from the primary conductive trace to the conductive pad between the first and second traces. Moreover, the third trace may have a width that is less than a width of either of the first and second traces. In addition, a solder layer may be formed on the conductive pad, and a second electronic substrate may be provided on the solder layer wherein at least one of the first and second traces can be coupled to the conductive pad adjacent to a portion of the solder layer subject to compressive stress. In addition, an insulating layer may be formed on the electronic substrate, on the conductive trace, on the conductive pad, and on the electrical coupling, wherein the insulating layer has a via therein so that a portion of the conductive pad is free of the insulating layer. The electronic substrate may include a semiconductor substrate, a contact pad on the semiconductor substrate, and an insulating layer on the semiconductor substrate and the contact pad, and the insulating layer may have a via therein so that a portion of the contact pad is free of the insulating layer. Moreover, the conductive trace, the conductive pad, and the electrical coupling may be on the insulating layer opposite the substrate, and the conductive trace may be electrically coupled with the contact pad through the via. According to yet additional embodiments of the present invention, an electronic structure may include an electronic substrate and a seed layer on the electronic substrate. A conductive shunt layer may be on portions of the seed layer wherein portions of the seed layer are free of the conductive shunt layer, and a conductive barrier layer may be on the conductive shunt layer opposite the seed layer wherein the shunt layer comprises a first material and wherein the barrier layer comprises a second material different than the first material. In addition, a solder layer may be on the barrier layer opposite the shunt layer.
According to more embodiments of the present invention, an electronic structure may include a conductive pad on a substrate, and an insulating layer on the substrate and on the conductive pad, wherein the insulating layer has a via therein so that a portion of the conductive pad opposite the substrate is free of the insulating layer. A conductive shunt layer may be on the portion of the conductive pad free of the insulating layer, on sidewalls of the via, and on surface portions of the insulating layer surrounding the via opposite the substrate and the conductive pad, and the conductive shunt layer may have a thickness of at least approximately 0.5μm. In addition, a conductive barrier layer may be on the conductive shunt layer opposite the conductive pad and the insulating layer wherein the shunt layer and the barrier layer comprise different materials, and a solder layer may be on the barrier layer opposite the shunt layer.
According to still more embodiments of the present invention, an electronic structure may include an electronic substrate, and a primary conductive trace on the electronic substrate, the primary conductive trace having a first width. A conductive pad on the electronic substrate may have a second width greater than the first width. In addition, an electrical coupling between the primary conductive trace and the conductive pad may provide at least two separate current flow paths between the primary conductive trace and the conductive pad.
Brief Description of the Drawings Figures 1A-C are cross-sectional views illustrating steps of forming electronic structures according to embodiments of the present invention.
Figure ID is a plan view of a conductive pad and trace according to embodiments of the present invention. Figures 2A-2C are cross-sectional views illustrating steps of forming electronic structures according to additional embodiments of the present invention.
Figure 2D is a plan view of a conductive pad and trace according to embodiments of the present invention. Figures 3 A-C are respective cross-sectional, plan, and perspective views of electronic structures according to embodiments of the present invention.
Figures 4A-E are plan views illustrating conductive interconnects according to embodiments of the present invention.
Detailed Description
The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. The invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. It will also be understood that when a layer is referred to as being "on" another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. It will also be understood that when an element is referred to as being
"coupled" or "connected" to another element, it can be directly coupled or connected to the other element, or intervening elements may also be present. Like numbers refer to like elements throughout.
According to embodiments of the present invention, a conductive shunt can be provided to distribute current across a contact surface of a solder structure, such as a solder bump. For example, a via can be provided in an insulating layer exposing portions of a contact pad, a conductive shunt can be provided on the exposed portions of the contact pad and on sidewalls of the via, and a solder layer can be provided on the conductive shunt opposite the contact pad and opposite the via sidewalls. More particularly, the conductive shunt can be a layer of a metal, such as copper, having a thickness of at least 0.5 μm. Current can thus be conducted through the conductive shunt along sidewalls of the via to provide a more uniform distribution of current density throughout the solder structure. Accordingly, electromigration in the solder structure can be reduced, void formation in the solder structure can be reduced, and/or a useful lifetime of the solder structure can be increased.
Steps of forming electronic structures including conductive shunt layers according to embodiments of the present invention are illustrated in Figures 1 A-C. As shown in Figure 1 A, an electronic structure may include a conductive pad 103 on a substrate 101, and an insulating layer 107 on the substrate 101 and conductive pad 103 with a via therein so that portions of the conductive pad 103 are free of the insulating layer 107. In addition, the electronic structure may include a conductive trace 105 providing coupling between the conductive pad 103 and other portions of the electronic structure. The conductive trace 105, for example, may have a first width, and the conductive pad 103 may have a second width greater than the first width. When viewed perpendicular to the substrate 101, the conductive pad 103 may have a circular shape, however, other shapes may be provided. The via in the insulating layer 107 may have a shape similar to that of the conductive pad 103 but smaller so that edge portions of the conductive pad 103 are covered by the insulating layer 107.
A plan view of an example of a conductive pad 103' and a conductive trace 105' according to embodiments of the present invention is illustrated in Figure ID. A peripheral portion 103A' of the conductive pad 103' may be covered by an overlying insulating layer, and an interior portion 103B' of the conductive pad 103 may be free of an overlying insulating layer. Accordingly, electrical coupling to a solder layer may be provided through the interior portion 103B' of the conductive pad 103'.
The conductive pad 103 and conductive trace 105, for example, may comprise a layer or layers of conductive materials such as copper, aluminum, nickel, titanium, and/or combinations and/or alloys thereof. In addition, the conductive pad 103 may be electrically coupled to a portion of the substrate opposite the via so that the conductive trace is not required.
A seed layer 110 may be formed on the insulating layer 107, on sidewalls of the via through the insulating layer, and on portions of the conductive pad 103 free of the insulating layer 107. The seed layer 110, for example, may be used as a plating electrode for subsequent electroplating. More particularly, the seed layer 110 may include an adhesion layer 109 to provide adhesion between subsequently electroplated layers and the conductive pad 103 and the insulating layer 107. The adhesion layer, for example, may include a layer of titanium, tungsten, chrome, and/or combinations thereof. The seed layer 110 may also include a plating conduction layer 111, such as a layer of copper. The plating conduction layer, for example, may have a thickness in the range of approximately 0.1 μm to 0.5μm. The plating conduction layer may provide electrical conduction for subsequent electroplating. According to some embodiments of the present invention, the seed layer 110, including the adhesion layer 109 and the plating conduction layer 111, may have a thickness of approximately 0.15μm.
A conductive shunt layer 113, a barrier layer 115, and a solder layer 117 can then be selectively formed on the seed layer 110. As shown, the conductive shunt layer 113, the barrier layer 115, and the solder layer 117 may be selectively formed on portions of the seed layer 110 opposite the conductive pad 103, opposite sidewalls of the via exposing the conductive pad 103, and opposite portions of the insulating layer 107 surrounding the via. In an alternative, the conductive shunt layer 113, the barrier layer 115, and the solder layer 117 may be selectively formed on portions of the seed layer 110 remote from the conductive pad 103.
According to particular embodiments of the present invention, the conductive shunt layer 113, the barrier layer 115, and the solder layer 117 may be selectively formed by electroplating through a mask. More particularly, a mask may be formed on the seed layer 110, wherein the mask has a pattern exposing portions of the seed layer 110 on which the conductive shunt layer, the barrier layer, and the solder layer are to be electroplated. The seed layer can then provide an electroplating electrode for successively plating the conductive shunt layer 113, the barrier layer 115, and the solder layer 117. Once the electroplating has been completed, the mask can be removed. While electroplating has been discussed as a means for forming the conductive shunt layer, the barrier layer, and the solder layer, these layers may be formed by other means such as electroless plating, evaporation, sputtering, solder paste, solder ball placement, liquid metal jetting, and/or chemical vapor deposition. Moreover, one or more of the conductive shunt layer, the barrier layer, and/or the solder layer may be formed non-selectively across the substrate and then patterned using photolithography to provide the structure illustrated in Figure 1 A.
Moreover, the conductive shunt layer 113 may be a layer of a metal, such as copper, having a thickness of at least approximately 0.5μm. According to particular embodiments, the conductive shunt layer 113 may be a layer of a metal having a thickness of at least approximately 1.Oμm, and more particularly having a thickness in the range of approximately 1.Oμm to 5.0μm. The barrier layer 115 may be a layer of a barrier metal, such as nickel, platinum, palladium, and/or combinations thereof, having a thickness in the range of approximately 1 μm to 2μm. The solder layer 117 may be a layer of lead-tin solder, but other solder materials may be used.
After forming the conductive shunt layer 113, the barrier layer 115, and the solder layer 117, portions of the seed layer 110 may remain free of the conductive shunt layer, the barrier layer, and the solder layer, as shown in Figure 1 A. These exposed portions of the seed layer 110 may be selectively removed using the solder layer 117, the barrier layer 115, and/or the conductive shunt layer 113 as a patterning mask. For example, an etch chemistry may be selected that etches the seed layer selectively with respect to the solder layer 117 and/or the barrier layer 115. Accordingly, the exposed portions of the seed layer 110 may be selectively removed without requiring a separate masking step, as shown in Figure IB, to provide the patterned seed layer 110' which includes the patterned conductive adhesion layer 109' and the patterned plating conduction layer 111'.
The solder layer 117 can then be heated above its melting temperature (also referred to as a reflow operation) and then cooled to provide a rounded solder bump 117' as shown in Figure lC. In an alternative, the solder layer 117 may be heated above its melting temperature and then cooled while in contact with a pad of another substrate to provide mechanical and/or electrical coupling between the substrate 101 and the other substrate. By providing a relatively thick conductive shunt layer 113, current can be distributed more evenly across the solder bump 117'. Accordingly, electromigration and/or void formation within the solder bump 117' may be reduced and/or a mean time to failure may be increased.
Moreover, the barrier layer 115 may help maintain an integrity of the conductive shunt layer 113 during reflow of the solder layer 117. In general, the conductive shunt layer 113 may comprise a material that may readily dissolve into solder while the barrier layer 115 may comprise a material that does not readily dissolve into the solder layer 117 during solder reflow. Accordingly, a dissolvable material of the conductive shunt layer 113 may be protected by the barrier layer 115 during solder reflow. According to a particular embodiment, the conductive shunt layer 113 may comprise copper which may readily dissolve into lead-tin solder, and the barrier layer 115 may comprise a metal (such as nickel, platinum, palladium, and/or combinations thereof) that may not readily dissolve into lead-tin solder. A layer of a passivating material such as gold may also be provided on the barrier layer 115. By providing a relatively thick conductive shunt layer 113 extending along exposed portions ofthe conductive pad 103, along via sidewalls, and along surface portions ofthe insulating layer 107 adjacent the via, electrical current flowing between the conductive pad 103 and another substrate may be more evenly distributed across the solder bump 117'. Accordingly, electromigration and/or void formation within the solder bump 117* may be reduced, and/or a lifetime ofthe device may be increased.
In an alternative or in addition to the barrier layer 115, a passivation layer, such as a layer of gold, may be formed on the conductive shunt layer 113. For example, the passivation layer can be formed by plating using the same mask used when forming the conductive shunt layer 113. A solder ball can then be placed on the passivation layer instead of plating a solder layer. The mask and/or the seed layer 110 can be removed before or after placement ofthe solder ball. For example, portions of the seed layer 110 covered by the conductive shunt layer 113 and the passivation layer can be maintained while removing portions ofthe seed layer 110 not covered by the passivation layer and the conductive shunt layer 113 using an etch chemistry that selectively removes materials ofthe seed layer 110 with respect to the passivation layer and/or the solder ball.
According to additional embodiments ofthe present invention, the conductive shunt layer may be provided as a part of a seed layer, and a separate plating conduction layer may not be required. Steps of forming electronic structures including conductive shunt layers as a part of a seed layer are illustrated in Figures 2A-C. As shown in Figure 2A, an electronic structure may include a conductive pad 203 on a substrate 201, and an insulating layer 207 on the substrate 201 and conductive pad 203 with a via therein so that portions ofthe conductive pad 203 are free ofthe insulating layer 207. In addition, the electronic structure may include a conductive trace 205 providing coupling between the conductive pad 203 and other portions ofthe electronic structure. The conductive trace 205, for example, may have a first width, and the conductive pad 203 may have a second width greater than the first width. When viewed perpendicular to the substrate 201, the conductive pad 203 may have a circular shape, however, other shapes may be provided. The via in the insulating layer 207 may have a shape similar to that ofthe conductive pad 203 but smaller so that edge portions ofthe conductive pad 103 are covered by the insulating layer 207. A plan view of an example of a conductive pad 203' and a conductive trace
205' according to embodiments ofthe present invention is illustrated in Figure 2D. A peripheral portion 203A' ofthe conductive pad 203' may be covered by an overlying insulating layer, and an interior portion 203B' ofthe conductive pad 203 may be free of an overlying insulating layer. Accordingly, electrical coupling to a solder layer may be provided through the interior portion 203B' ofthe conductive pad 203'.
A seed layer 210 may be formed on the insulating layer 207, on sidewalls of the via through the insulating layer, and on portions ofthe conductive pad 203 free of the insulating layer 207. The seed layer 210, for example, may be used as a plating electrode for subsequent electroplating. More particularly, the seed layer 210 may include a relatively thick conductive shunt layer 213. The seed layer 210 may also include an adhesion layer 209 to provide adhesion between the conductive shunt layer 213 and the conductive pad 203 and the insulating layer 207. The adhesion layer, for example, may include a layer of titanium, tungsten, chrome, and/or combinations thereof. The conductive shunt layer 213 may thus be formed across an entirety ofthe insulating layer 207, and the conductive shunt layer 213 may be a layer of a metal such as copper, having a thickness of at least approximately 0.5μm. According to particular embodiments, the conductive shunt layer may be a layer of a metal, such as copper, having a thickness of at least approximately l.Oμm, and more particularly the conductive shunt layer may have a thickness in the range of approximately 1.Oμm to 5. Oμm. The conductive shunt layer 213 may provide a conduction layer for subsequent electroplating.
A barrier layer 215, and a solder layer 217 can then be selectively formed on the seed layer 210. As shown, the barrier layer 215, and the solder layer 217 may be selectively formed on portions ofthe seed layer 210 opposite the conductive pad 203, opposite sidewalls ofthe via exposing the conductive pad 203, and opposite portions ofthe insulating layer 207 surrounding the via. In an alternative, the barrier layer 215, and the solder layer 217 may be selectively formed on portions ofthe seed layer 210 remote from the conductive pad 203.
According to particular embodiments ofthe present invention, the barrier layer 215, and the solder layer 217 may be selectively formed by electroplating through a mask. More particularly, a mask may be formed on the seed layer 210, wherein the mask has a pattern exposing portions ofthe seed layer 210 on which the barrier layer, and the solder layer are to be electroplated. The seed layer can then provide an electroplating electrode for successively plating the barrier layer 215, and/or the solder layer 217. Once the electroplating has been completed, the mask can be removed. While electroplating has been discussed as a means for forming the barrier layer, and the solder layer, these layers may be formed by other means such as electroless plating, evaporation, sputtering, solder paste, solder ball placement, liquid metal jetting, and/or chemical vapor deposition. Moreover, one or more ofthe barrier layer, and/or the solder layer may be formed non-selectively across the substrate and then patterned using photolithography to provide the structure illustrated in Figure 2A.
The barrier layer 215 may be a layer of a barrier metal (such as nickel, platinum, palladium, and/or combinations thereof) having a thickness in the range of approximately lμm to 2μm. The solder layer 217 may be a layer of lead-tin solder, but other solder materials may be used.
After forming the barrier layer 215, and the solder layer 217, portions ofthe seed layer 210 may remain free ofthe barrier layer, and the solder layer, as shown in Figure 2A. These exposed portions ofthe seed layer 210 may be selectively removed using the solder layer 217 and/or the barrier layer 215 as a patterning mask. For example, an etch chemistry may be selected that etches the seed layer selectively with respect to the solder layer 217 and/or the barrier layer 215. Accordingly, the exposed portions ofthe seed layer 210 may be selectively removed without requiring a separate masking step as shown in Figure 2B to provide the patterned seed layer 210' mcluding conductive shunt layer 213'. The patterned seed layer 210' may also include patterned adhesion layer 209'.
The solder layer 217 can then be heated above its melting temperature (also referred to as a reflow operation) and then cooled to provide a rounded solder bump 217' as shown in Figure 2C. In an alternative, the solder layer 217 may be heated above its melting temperature and then cooled while in contact with a pad of another substrate to provide mechanical and/or electrical coupling between the substrate 201 and the other substrate. By providing a relatively thick conductive shunt layer 213, current can be distributed more evenly across the solder bump 217'. Accordingly, electromigration and/or void formation within the solder bump 217' may be reduced and/or a mean time to failure may be increased.
Moreover, the barrier layer 215 may help maintain an integrity ofthe conductive shunt layer 213 during reflow ofthe solder layer 217. In general, the conductive shunt layer 213 may comprise a material that may readily dissolve into solder while the barrier layer 215 may comprise a material that does not readily dissolve into the solder layer 217 during solder reflow. Accordingly, a dissolvable material ofthe conductive shunt layer 213 may be protected by the barrier layer 215 during solder reflow. According to a particular embodiment, the conductive shunt layer 213 may comprise copper which may readily dissolve into lead-tin solder, and the barrier layer 215 may comprise a metal (such as nickel, platinum, palladium, and/or combinations thereof) that may not readily dissolve into lead-tin solder. The barrier layer 215 may also comprise a layer of a passivating material such as gold. By providing a relatively thick conductive shunt layer 213 extending along exposed portions ofthe conductive pad 203, along via sidewalls, and along surface portions ofthe insulating layer 207 adjacent the via, electrical current flowing between the conductive pad 203 and another substrate may be more evenly distributed across the solder bump 217'. Accordingly, electromigration and/or void formation within the solder bump 217' may be reduced, and/or a lifetime ofthe device may be increased. The conductivity of a conductive shunt layer according to embodiments ofthe present invention may significantly reduce a current density in solder at a critical region ofthe via. By selecting the materials and thicknesses ofthe conductive shunt layer, an amount of current carried by the conductive shunt layer on the via sidewalls can reduce a current density in the solder by 25% or more. Because electromigration lifetime may depend on the inverse square ofthe current density, a 25% reduction in current density may effectively double a lifetime of a device including a conductive shunt layer according to embodiments ofthe present invention. A thickness of a conductive shunt layer can thus be chosen to increase lifetime with respect to electromigration failure. Solders may be sensitive to electromigration due to their relatively low melting points. In flip chip solder bumps, a critical region may be the via where current may be crowded into an area with a radius smaller than that ofthe body ofthe bump. Here, the higher current density can lead to shortened lifetime due to electromigration.
In a first approximation, the via may be viewed a simple right cylinder, although the processing ofthe insulating layer can lead to sloping via sidewalls, as shown in Figures 3 A-C. As shown in Figure 3A, an electronic structure according to embodiments ofthe present invention may include a conductive pad 303 on substrate 301, and an insulating layer 307 on the substrate 301 and conductive pad 303. More particularly, the insulating layer 307 may have a via 308 therein so that portions ofthe conductive pad 303 are free ofthe insulating layer 307. A conductive shunt layer 313 may be provided on portions ofthe conductive pad 303 free ofthe passivation layer 307, on sidewalls ofthe via 308, and on portions ofthe passivation layer 307 adjacent the via 308, and a solder layer 317 may be provided on the conductive shunt layer 313.
The conductive shunt layer 313 may be a layer of a metal, such as copper, having a thickness of at least approximately 0.5μm. According to particular embodiments, the conductive shunt layer 313 may be a layer of a metal having a thickness of at least approximately 1.Oμm, and more particularly in the range of approximately l.Oμm to 5.0μm. Moreover, the conductive shunt layer 313 may include an adhesion layer, such as a layer of titanium, tungsten, chrome, and/or combinations thereof, adjacent the insulating layer 307 and the conductive pad 303, and the conductive shunt layer 313 may also include a barrier layer, such as a layer of nickel, platinum, palladium, and/or combinations thereof, adjacent the solder layer 317. Figures 3B and 3C are top and perspective views, respectively, of portions ofthe conductive shunt layer 313 and solder layer 317 within the via 308.
The conductivity of a conventional underbump metallurgy layer (UBM) is often ignored in flip chip design because the current flow may be substantially parallel to the thickness direction ofthe UBM and the UBM may account for only 1% of a total bump thickness. In a region ofthe via 308 in a structure including a conductive shunt layer 313 according to embodiments ofthe present invention, however, current may be conducted perpendicular to the thickness direction, through the conductive shunt layer 313 along via 308 sidewalls. Here the conductive shunt layer 313 conductivity can aid in reducing a current density ofthe solder layer 317 adjacent the via 308 edge on the conductive pad 303 and in improving a lifetime of a solder joint. A current-carrying cross sectional area of a conductive shunt layer 313 according to embodiments ofthe present invention may be relatively large because it is at the circumference ofthe cylinder and the conductive shunt layer 313 metal may be more conductive than the solder of solder layer 317. For a via of diameter 150μm microns with a conductive shunt layer of 3μm thickness, some 31% percent ofthe current flows in the conductive shunt layer 313. Because lifetime is proportional to inverse square of current density:
MTTF o J-2. a 31% percent reduction in solder current density may result in an 2.1 fold increase in solder bump lifetime. Conductive shunt layers may thus act as current spreading layers according to embodiments ofthe present invention. Stated in other words, a conductive shunt layer may spread current across a bottom surface of a solder layer so that current is more evenly distributed across a cross section ofthe solder layer parallel with the substrate and so that current crowding in the solder layer at a via corner adjacent a line entry to the conductive pad can be reduced. As discussed above, current entering/exiting the solder layer can be spread along via sidewalls and onto a surface of an insulating layer opposite the conductive pad through the conductive shunt layer.
According to additional embodiments ofthe present invention, current crowding may be reduced by providing a plurality of current paths to a conductive pad on which a solder layer is formed. As shown in Figure 4A, a conductive pad 401 may be provided on an insulating layer of a substrate, and a conductive trace 403 may provide routing of electrical signals between the conductive pad 401 and another portion ofthe substrate. In addition, an electrical coupling 405 may provide at least two separate current flow paths between the conductive trace 403 and the conductive pad 401. As discussed above with respect to Figures 1 A-C and 2A-C, an insulating layer may be provided on the substrate, on the conductive trace 403, and on the conductive pad 401. Moreover, a via may be provided in the insulating layer so that an interior portion 401A ofthe conductive pad 401 is free ofthe passivation layer and so that a peripheral portion 401B ofthe conductive pad 401 is covered by the passivation layer.
The conductive pad 401, the conductive trace 403, and the electrical coupling 405 may comprise a common structure. More particularly, the conductive pad 401, the conductive trace 403, and the electrical coupling 405 may be formed by providing a conductive layer on the substrate, and patterning the conductive layer using photolithography. As shown, the conductive trace 403 may have a first width, and the conductive pad 401 may have a second width greater than the first width. Use of a relatively narrow conductive trace may facilitate routing a plurality of conductive traces/pads on a common substrate, and use of a relatively wide conductive pad may facilitate use of relatively large solder bumps.
As shown, the electrical coupling 405 between the conductive trace 403 and the conductive pad 401 may provide at least two separate current flow paths 405A and 405B between the conductive trace and the conductive pad. More particularly, the separate current flow paths may be defined by providing a perforation 407 in the electrical coupling 405 between the conductive pad 401 and the conductive trace 403 so that separate current flow paths are provided on either side ofthe perforation. Moreover, the electrical coupling 405 may be flared to provide contact with a relatively large portion ofthe conductive pad. While the conductive trace 403 and the electrical coupling 405 are provided with separate reference numbers, it will understood that the electrical coupling may be considered a part ofthe conductive trace.
By providing the perforation 407 in a center portion ofthe electrical coupling, a local current flow through the center ofthe electrical coupling may be blocked so that a more even distribution of current can be provided to a solder layer on the portion 401A ofthe conductive pad 401 free ofthe passivation layer. Stated in other words, a peak current density in the solder layer at the via edge may be reduced by including the perforation 407. As shown in Figure 4A, the perforation 407 may be circular, but the perforation may have other shapes. As shown in Figure 4B, the perforation 407' in electrical coupling 405' may have a slotted shape to provide separate current paths 405 A' and 405B'. More particularly, the perforation 407' may be flared and/or may have a triangular shape. In an alternative, the separate current paths 405 A' and 405B' may be viewed as first and second traces extending from the conductive trace 403 to the conductive pad 401. Electrical couplings according to additional embodiments ofthe present invention are illustrated in Figure 4C. As shown, a conductive pad 501 may be provided on an insulating layer of a substrate, and a conductive trace 503 may provide routing of electrical signals between the conductive pad 501 and another portion of the substrate. In addition, an electrical coupling including separate traces 505A and 505B may provide at least two separate current flow paths between the conductive trace 503 and the conductive pad 501. As discussed above with respect to Figures 1 A-C and 2A-C, an insulating layer may be provided on the substrate, on the conductive trace 503, and on the conductive pad 501. Moreover, a via may be provided in the insulating layer so that an interior portion 501 A ofthe conductive pad 501 is free ofthe passivation layer and so that a peripheral portion 501B ofthe conductive pad 501 is covered by the" passivation layer.
The conductive pad 501, the conductive trace 503, and the electrical coupling 505 may comprise a common structure. More particularly, the conductive pad 501, the conductive trace 503, and the electrical coupling 505 may be formed by providing a conductive layer on the substrate, and patterning the conductive layer using photolithography. As shown, the conductive trace 503 may have a first width, and the conductive pad 501 may have a second width greater than the first width. Use of a relatively narrow conductive trace may facilitate routing a plurality of conductive traces/pads on a common substrate, and use of a relatively wide conductive pad may facilitate use of relatively large solder bumps.
As shown, the electrical coupling 505 between the conductive trace 503 and the conductive pad 501 may include at least two separate traces 505A and 505B providing at least two separate current flow paths 505A' and 505B' between the conductive trace and the conductive pad. The region 507' between the separate traces 505A and 505B may be free of a conductive material from which the electrical coupling 505 is formed. Moreover, the separate traces 505A and 505B may contact opposite sides ofthe conductive pad 501 as shown in Figure 4C. Accordingly, current may be provided to the conductive pad 501 and to a solder layer on the interior portion 501A ofthe conductive pad 501 from opposite sides thereof.
Electric&l couplings according to additional embodiments ofthe present invention are illustrated in Figure 4D. As shown, a conductive pad 601 may be provided on an insulating layer of a substrate, and a conductive trace 603 may provide routing of electrical signals between the conductive pad 601 and another portion of the substrate. In addition, an electrical coupling including separate traces 605A and 605B may provide at least two separate current flow paths 605A' and 605B' between the conductive trace 603 and the conductive pad 601. As discussed above with respect to Figures 1 A-C and 2 A-C, an insulating layer may be provided on the substrate, on the conductive trace 603, and on the conductive pad 601. Moreover, a via may be provided in the insulating layer so that an interior portion 601A ofthe conductive pad 601 is free ofthe passivation layer and so that a peripheral portion 601B ofthe conductive pad 601 is covered by the passivation layer.
The conductive pad 601, the conductive trace 603, and the separate traces 605A and 605B may comprise a common structure. More particularly, the conductive pad 601, the conductive trace 603, and the separate traces 605A and 605B may be formed by providing a conductive layer on the substrate, and patterning the conductive layer using photolithography. As shown, the conductive trace 603 may have a first width, and the conductive pad 601 may have a second width greater than the first width. Use of a relatively narrow conductive trace may facilitate routing a plurality of conductive traces/pads on a common substrate, and use of a relatively wide conductive pad may facilitate use of relatively large solder bumps.
As shown, the separate traces 605A and 605B between the conductive trace 603 and the conductive pad 601 may provide at least two separate current flow paths 605A* and 605B' between the conductive trace and the conductive pad. The region 607 between the separate traces 605A and 605B may be free of a conductive material from which the electrical coupling 605, the conductive trace 603, and the conductive traces 605A and 605B are formed. Moreover, the separate traces 605A and 605B may extend tangentially from the conductive pad 601, and/or the separate traces 605A and 605B may extend in a parallel direction from the contact pad 601. Accordingly, separate current paths 605A' and 605B' may be provided to the conductive pad 601 and to a solder layer on the interior portion 601 A ofthe conductive pad 601 at relatively widely spaced apart portions ofthe conductive pad without significantly increasing a width ofthe conductive pad when combined with the separate traces 605A and 605B.
Electrical couplings according to additional embodiments ofthe present invention are illustrated in Figure 4E. As shown, a conductive pad 701 -may be provided on an insulating layer of a substrate, and a conductive trace 703 may provide routing of electrical signals between the conductive pad 701 and another portion of the substrate. In addition, an electrical coupling including separate traces 705A and 705B may provide at least two separate current flow paths 705A' and 705B' between the conductive trace 703 and the conductive pad 701. As discussed above with respect to Figures 1 A-C and 2 A-C, an insulating layer may be provided on the substrate, on the conductive trace 703, and on the conductive pad 701. Moreover, a via may be provided in the insulating layer so that an interior portion 701 A ofthe conductive pad 701 is free ofthe passivation layer and so that a peripheral portion 70 IB ofthe conductive pad 701 is covered by the passivation layer.
As shown, the separate traces 705A and 705B may be symmetric with respect to the conductive trace 703 as discussed above with regard to separate traces 605A and 605B of Figure 4D. In addition, a third conductive trace 709 may be provided between the separate traces 705A and 705B. The third conductive trace 709 may provide a more even distribution of current to the conductive pad 701 and to a solder layer on interior portions 701A ofthe conductive pad 701. Moreover, the third trace 709 may be centered between the traces 705A and 705B so that current paths 705A' and 705B' provide relatively symmetric current flows, and a width ofthe third trace 709 may be narrow relative to a width of traces 705A and 705B so that a current through path 709' is not too great and so that sufficient current is maintained through paths 705A' and 705B'. The conductive pad 701, the conductive trace 703, the first and second traces
705A and 705B, and the third trace 709 may comprise a common structure. More particularly, the conductive pad 701, the conductive trace 703, the first and second separate traces 705A and 705B, and the third trace 709 may be formed by providing a conductive layer on the substrate, and patterning the conductive layer using photolithography. As shown, the conductive trace 703 may have a first width, and the conductive pad 701 may have a second width greater than the first width. Use of a relatively narrow conductive trace may facilitate routing a plurality of conductive traces/pads on a common substrate, and use of a relatively wide conductive pad may facilitate use of relatively large solder bumps. The regions 707 between the separate traces 705A, 705B, and 709 may be free of a conductive material from which the electrical coupling 705, the conductive trace 703, and the conductive traces 705A, 705B, and 709 are formed. Moreover, the separate traces 705A and 705B may extend tangentially from the conductive pad 701, and/or the separate traces 705A and 705B may extend in a parallel direction from the contact pad 701. Moreover, the separate traces 705A and 705B may be symmetrical about the trace 709. Accordingly, separate and spaced apart current paths 705A', 705B', and 709 may be provided to the conductive pad 701 and to a solder layer on the interior portion 701A ofthe conductive pad 701. The conductive pads, conductive traces, and electrical couplings discussed above with regard to Figures 4A-E (shown from plan views), may be implemented in place ofthe conductive traces 105 and/or 205 and conductive pads 103 and/or 203 (shown in cross section) of Figures 1A-C and 2A-C. Accordingly, peripheral portions 401B, 501B, 601B, and/or 701B of conductive pads 401, 510, 601, and 701 may be covered with an insulating layer, and the insulating layer may have a via therein so that interior portions 401A, 501 A, 601 A, and/or 701 A of conductive pads 401, 510, 601, and 701 are free ofthe insulating layer. Moreover, a solder layer may be formed on the interior portions ofthe conductive pads, on sidewalls ofthe via in the insulating layer, and on portions ofthe insulating layer surrounding the via. In addition, a conductive shunt layer may be provided between the solder layer and the conductive pad and the insulating layer. Stated in other words, conductive couplings and/or separate traces as discussed above with respect to Figures 4A-E and conductive shunt layers as discussed above with respect to Figures 1 A-C, 2A-C, and 3 A-C may be combined in electronic structures and devices according to embodiments ofthe present invention. Conductive traces 105 and 205 of Figures 1A-C and 2A-C may alternately be provided without a flared electrical coupling, without separate current paths, and/or without perforations.
In addition, placement of a trace in contact with a conductive pad may be determined relative to mechanical strain applied to a solder layer on the conductive pad after the solder layer is bonded to a second substrate. For example, if a solder layer according to the present invention is used to bond two substrates, lateral forces (parallel to the substrates) may be applied to the solder layer due, for example, to different thermal expansions ofthe substrates, and the solder layer may strain to absorb the stress. More particularly, one side ofthe solder layer on the conductive pad may be subjected to tensile strain, and an opposite side ofthe solder layer on the conductive pad may be subjected to compressive strain.
As discussed above, a greater current density may result in portions of a solder layer on a conductive pad adjacent a conductive trace providing the electrical interconnection for the pad. Moreover, the greater current density may result in more rapid electromigration and void formation in portions ofthe solder layer on a conductive pad adjacent a conductive trace providing electrical interconnection for the pad. Accordingly, one or more conductive traces may be coupled to the conductive pad adjacent a portion ofthe solder layer that is subjected to compressive stress. Accordingly, a void formed in the solder layer adjacent the coupling with the conductive trace may be compressed and shunted due to the compressive stress.
In an alternative, opposite sides of a solder layer on a conductive pad may be subjected to alternating compressive and tensile strains and portions ofthe solder layer between the opposite sides subjected to the compressive and tensile strains may be neutrally strained. In such a situation, it may be beneficial to provide that a conductive trace or traces are coupled to the conductive pad adjacent one or more neutrally strained portions ofthe solder layer. For example, a solder layer on the interior portion 501A of conductive pad 501 of Figure 4C may be subjected to alternating compressive and tensile strains applied parallel to the direction ofthe trace 503. Accordingly, the separate traces 505A and 505B may be coupled to opposite sides ofthe conductive pad that may be neutrally strained.
Electronic structures according to embodiments ofthe present invention may thus include a primary conductive trace on an electronic substrate wherein the primary conductive trace has a first width, and a conductive pad on the electronic substrate wherein the conductive pad has a second width greater than the first width. An electrical coupling between the primary conductive trace and the conductive pad may provide different resistances to current flow across a width thereof. Different resistances may be provided, for example, by providing an opening in the electrical coupling such as the perforation 407 illustrated in Figure 4A. In an alternative, an electrical coupling according to embodiments ofthe present invention may have different thicknesses across a width thereof. The electrical coupling 405 of Figure 4A, for example, may include a relatively thin layer of a conductive material in place ofthe perforation 407 wherein the relatively thin layer has a thickness that is less that a thickness ofthe remainder ofthe electrical coupling. Moreover, the relatively thin layer and the remainder ofthe electrical coupling may comprise the same material. In another alternative, the electrical coupling may include a layer of a first conductive material in place ofthe perforation 407 at a central portion thereof and a layer of a second conductive material along peripheral portions thereof wherein the first and second conductive materials have different resistivities. In addition, the layer ofthe second conductive material may extend across the electrical coupling on the layer ofthe first conductive material. Electrical couplings according to embodiments ofthe present invention may thus provide relatively uniform distribution of current for the conductive pad.
While this invention has been particularly shown and described with reference to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope ofthe invention as defined by the appended claims and their equivalents.

Claims

That which is claimed is:
1. A method for forming an electronic structure comprising: forming a seed layer on the electronic substrate; forming a conductive shunt layer on portions ofthe seed layer wherein portions ofthe seed layer are free ofthe conductive shunt layer wherein the conductive shunt layer comprises a first material; and forming a solder layer on the conductive shunt layer wherein the solder layer comprises a second material different than the first material.
2. A method according to Claim 1 further comprising: after forming the solder layer, removing portions ofthe seed layer free ofthe solder layer.
3. A method according to Claim 1 wherein the conductive shunt layer comprises copper.
4. A method according to Claim 1 wherein the conductive shunt layer comprises a metal layer having a thickness of at least approximately 0.5μm.
5 A method according to Claim 4 further comprising: heating the solder layer above its melting temperature while maintaining the conductive shunt layer having the thickness of at least approximately 0.5μm; and after heating the solder layer, cooling the solder layer below its melting temperature while maintaining the conductive shunt layer having the thickness of at least approximately 0.5μm after cooling the solder layer below its melting temperature.
6. A method according to Claim 4 wherein the conductive shunt layer comprises a metal layer having a thickness of at least approximately 1.Oμm.
7. A method according to Claim 6 wherein the conductive shunt layer comprises a metal layer having a thickness in the range of approximately 1.Oμm to 5.0μ.
8. A method according to Claim 1 further comprising: before forming the solder layer, forming a conductive barrier layer on the conductive shunt layer opposite the seed layer wherein the barrier layer comprises a third material different than the first and second materials.
9. A method according to Claim 8 wherein the barrier layer comprises at least one of nickel, platinum, palladium and/or combinations thereof.
10. A method according to Claim 1 wherein the seed layer comprises an adhesion layer of a third material different than the first material ofthe conductive shunt layer.
11. A method according to Claim 10 wherein the adhesion layer comprises titanium, tungsten, chrome, and/or combinations thereof.
12. A method according to Claim 10 wherein the seed layer comprises a plating conduction layer on the adhesion layer opposite the substrate, wherein the plating conduction layer comprises the first material ofthe conductive shunt layer.
13. A method according to Claim 1 further comprising: after forming the seed layer, forming a mask layer on the seed layer, the mask layer having a pattern exposing a surface portion ofthe seed layer; wherein forming the conductive shunt layer comprises plating the conductive shunt layer on the exposed surface portion ofthe seed layer; and wherein forming the solder layer comprises plating the solder layer on the conductive shunt layer.
14. A method according to Claim 1 further comprising: forming a conductive pad on a substrate; and forming an insulating layer on the substrate and on the conductive pad, the insulating layer having a via therein so that a portion ofthe conductive pad opposite the substrate is free ofthe insulating layer; wherein the seed layer is on the insulating layer, on sidewalls ofthe via, and on the portions ofthe conductive pad free ofthe insulating layer, and wherein the conductive shunt layer is on the seed layer opposite the portions ofthe conductive pad free ofthe insulating layer, opposite the sidewalls ofthe via, and opposite portions of the insulating layer adj acent the via.
15. A method according to Claim 14 further comprising: forming a primary conductive trace on the substrate so that the primary conductive trace is between the substrate and the insulating layer; and forming an electrical coupling between the primary conductive trace and the conductive pad, the electrical coupling providing at least two separate current flow paths between the primary conductive trace and the conductive pad.
16. A method of forming an electronic structure comprising: forming a conductive pad on a substrate; forming an insulating layer on the substrate and on the conductive pad, the insulating layer having a via therein so that a portion ofthe conductive pad opposite the substrate is free ofthe insulating layer; forming a conductive shunt layer on the portion ofthe conductive pad free of the insulating layer, on sidewalls ofthe via, and on surface portions ofthe insulating layer surrounding the via opposite the substrate and the conductive pad, wherein the conductive shunt layer has a thickness of at least approximately 0.5μm; and forming a solder layer on the barrier layer opposite the conductive shunt layer wherein solder layer and the conductive shunt layer comprise different materials.
17. A method according to Claim 16 further comprising: heating the solder layer above its melting temperature while maintaining the conductive shunt layer having the thickness of at least approximately 0.5μm; and cooling the solder layer below its melting temperature while maintaining the conductive shunt layer having the thickness of at least approximately 0.5μm after cooling the solder layer below its melting temperature.
18. A method according to Claim 16 wherein the conductive shunt layer has a thickness of at least approximately l.Oμm.
19. A method according to Claim 18 wherein the conductive shunt layer has a thickness in the range of approximately 1.Oμm to 5.0μm.
20. A method according to Claim 16 further comprising: before forming the conductive shunt layer, forming a seed layer on the conductive pad and on the insulating layer so that the seed layer is between the conductive shunt layer and the portion ofthe conductive pad free ofthe insulating layer and so that the seed layer is between the conductive shunt layer and the insulating layer.
21. A method according to Claim 20 wherein the seed layer comprises an adhesion layer of a material different than that of the conductive shunt layer.
22. A method according to Claim 21 wherein the adhesion layer comprises titanium, tungsten, chrome, and/or combinations thereof.
23. A method according to Claim 21 wherein the seed layer comprises a plating conduction layer on the adhesion layer opposite the substrate, wherein the plating conduction layer and the conductive shunt layer comprise a common material.
24. A method according to Claim 20 wherein the conductive shunt layer, and the solder layer are on portions ofthe seed layer, and wherein portions ofthe seed layer are free ofthe conductive shunt layer, and the solder layer.
25. A method according to Claim 24 further comprising: after forming the solder layer, removing portions ofthe seed layer free ofthe conductive shunt layer and the solder layer.
26. A method according to Claim 20 further comprising: after forming the seed layer, forming a mask layer on the seed layer, the mask layer having a pattern exposing a surface portion ofthe seed layer opposite the portion ofthe conductive pad free ofthe insulating layer, opposite sidewalls ofthe via, and opposite surface portions ofthe insulating layer surrounding the via; wherein foπning the conductive shunt layer comprises plating the conductive shunt layer on the exposed portion ofthe seed layer; and wherein forming the solder layer comprises plating the solder layer on the conductive shunt layer.
27. A method according to Claim 26 further comprising: after forming the solder layer, removing the mask layer; and after removing the mask layer, removing portions ofthe seed layer surrounding the conductive shunt layer.
28. A method according to Claim 16 wherein the conductive shunt layer comprises copper.
29. A method according to Claim 16 further comprising: forming a conductive barrier layer on the conductive shunt layer opposite the conductive pad and the insulating layer wherein the conductive shunt layer and the barrier layer comprise different materials.
30. A method according to Claim 29 wherein the conductive barrier layer comprises nickel, palladium, platinum, and/or combinations thereof.
31. A method according to Claim 16 further comprising: forming a primary conductive trace on the substrate so that the primary conductive trace is between the substrate and the insulating layer; and forming an electrical coupling between the primary conductive trace and the conductive pad, the electrical coupling providing at least two separate current flow paths between the primary conductive trace and the conductive pad.
32. An electronic structure comprising: an electronic substrate; a seed layer on the electronic substrate; a conductive shunt layer on portions ofthe seed layer wherein portions ofthe seed layer are free ofthe conductive shunt layer wherein the conductive shunt layer comprises a first material; and a solder layer on the conductive shunt layer wherein the solder layer comprises a second material different than the first material.
33. An electronic structure according to Claim 32 further comprising: a conductive pad on the substrate; and an insulating layer on the substrate and on the conductive pad, the insulating layer having a via therein so that a portion ofthe conductive pad opposite the substrate is free ofthe insulating layer; wherein the seed layer is on the insulating layer, on sidewalls ofthe via, and on the portions ofthe conductive pad free ofthe insulating layer, and wherein the conductive shunt layer is on the seed layer opposite the portions ofthe conductive pad free ofthe insulating layer, opposite the sidewalls ofthe via, and opposite portions of the insulating layer adjacent the via.
34. A method according to Claim 33 further comprising: a primary conductive trace on the substrate so that the primary conductive trace is between the substrate and the insulating layer; and an electrical coupling between the primary conductive trace and the conductive pad, the electrical coupling providing at least two separate current flow paths between the primary conductive trace and the conductive pad.
35. An electronic structure according to Claim 32 wherein the conductive shunt layer comprises copper.
36. An electronic structure according to Claim 32 wherein the conductive shunt layer comprises a metal layer having a thickness of at least approximately
0.5μm.
37. An electronic structure according to Claim 36 wherein the solder layer has a rounded surface opposite the conductive shunt layer having the thickness of at least approximately 0.5μm.
38. An electronic structure according to Claim 36 wherein the conductive shunt layer comprises a metal layer having a thickness of at least approximately l.Oμm.
39. An electronic structure according to Claim 38 wherein the conductive shunt layer comprises a metal layer having a thickness in the range of approximately l.Oμm to 5.0μm.
40. An electronic structure according to Claim 32 further comprising: a conductive barrier layer between the conductive shunt layer and the solder layer wherein the conductive barrier layer comprises a third material different than the first and second materials.
41. An electronic structure according to Claim 40 wherein the barrier layer comprises at least one of nickel, platinum, palladium, and/or combinations thereof.
42. An electronic structure according to Claim 32 wherein the seed layer comprises an adhesion layer of a third material different than the first material ofthe conductive shunt layer.
43. An electronic structure according to Claim 42 wherein the adhesion layer comprises titanium, tungsten, chrome, and/or combinations thereof.
44. An electronic structure according to Claim 42 wherein the seed layer comprises a plating conduction layer on the adhesion layer opposite the substrate, wherein the plating conduction layer comprises the first material ofthe conductive shunt layer.
45. An electronic structure comprising: a conductive pad on a substrate; a insulating layer on the substrate and on the conductive pad, the insulating layer having a via therein so that a portion ofthe conductive pad opposite the substrate is free of he insulating layer; a conductive shunt layer on the portion o the conductive pad free ofthe insulating layer, on sidewalls ofthe via, and on surface portions ofthe insulating layer surrounding the via opposite the substrate and the conductive pad, wherein the conductive shunt layer has a thickness of at least approximately 0.5μm; and a solder layer on the conductive shunt layer wherein the conductive shunt layer and the solder layer comprise different materials.
46. An electronic structure according to Claim 45 wherein the solder layer has a rounded surface opposite the conductive shunt layer having the thickness of at least approximately 0.5μm.
47. An electronic structure according to Claim 45 wherein the conductive shunt layer has a thickness of at least approximately l.Oμm.
48. An electronic structure according to Claim 45 wherein the conductive shunt layer has a thickness in the range of approximately 1.Oμm to 5. Oμm.
49. An electronic structure according to Claim 45 wherein the conductive shunt layer comprises copper.
50. An electronic structure according to Claim 45 further comprising: a seed between the conductive shunt layer and the conductive pad and between the conductive shunt layer and the insulating layer.
51. An electronic structure according to Claim 50 wherein the seed layer comprises an adhesion layer of a material different than that ofthe conductive shunt layer.
52. An electronic structure according to Claim 51 wherein the adhesion layer comprises titanium, tungsten, chrome, and/or combinations thereof.
53. An electronic structure according to Claim 51 wherein the seed layer comprises a plating conduction layer on the adhesion layer opposite the substrate, wherein the plating conduction layer and the conductive shunt layer comprise a common material.
54. An electronic structure according to Claim 50 wherein the conductive shunt layer, the conductive barrier layer, and the solder layer are on portions ofthe seed layer, and wherein portions ofthe seed layer are free ofthe conductive shunt layer, the conductive barrier layer, and the solder layer.
55. An electronic structure according to Claim 45 further comprising: a conductive barrier layer between the conductive shunt layer and the solder layer wherein the conductive shunt layer and the barrier layer comprise different materials.
56. An electronic structure according to Claim 55 wherein the conductive barrier layer comprises at least one of nickel, platinum, palladium, and/or combinations thereof.
57. An electronic structure according to Claim 45 further comprising: a primary conductive trace on the substrate so that the primary conductive trace is between the substrate and the insulating layer; and an electrical coupling between the primary conductive trace and the conductive pad, the electrical coupling providing at least two separate current flow paths between the primary conductive trace and the conductive pad.
58. An electronic structure comprising: an electronic substrate; a primary conductive trace on the electronic substrate, the primary conductive trace having a first width; a conductive pad on the electronic substrate, the conductive pad having a second width greater than the first width; and an electrical coupling between the primary conductive trace and the conductive pad, the electrical coupling providing at least two separate current flow paths between the primary conductive trace and the conductive pad.
59. An electronic structure according to Claim 58 wherein the electrical coupling comprises a flared coupling extending from the primary conductive trace to the conductive pad and having a perforation therein.
60. An electronic structure according to Claim 58 wherein the electrical coupling comprises first and second traces extending from the primary conductive trace to spaced apart portions ofthe conductive pad.
61. An electronic structure according to Claim 60 wherein the first and second traces extend to opposite sides ofthe conductive pad.
62. An electronic structure according to Claim 60 wherein the conductive pad is circular and wherein the first and second traces extend tangentially from different portions of the circular conductive pad and meet at the primary conductive trace.
63. An electronic structure according to Claim 60 wherein the first and second traces extend from the circular pad in parallel directions and turn to meet at the primary conductive trace.
64. An electronic structure according to Claim 60 wherein the electrical coupling further comprises a third trace extending from the primary conductive trace to the conductive pad between the first and second traces.
65. An electronic structure according to Claim 64 wherein the third trace has a width that is less than a width of either ofthe first and second traces.
66. An electronic structure according to Claim 60 further comprising: a solder layer on the conductive pad; and a second electronic substrate on the solder layer wherein at least one ofthe first and second traces is coupled to the conductive pad adjacent to a portion ofthe solder layer subject to compressive stress.
67. An electronic structure according to Claim 58 further comprising: an insulating layer on the electronic substrate, on the conductive trace, on the conductive pad, and on the electrical coupling, the insulating layer having a via therein so that a portion ofthe conductive pad is free ofthe insulating layer.
68. An electronic structure according to Claim 58 wherein the electronic substrate includes a semiconductor substrate, a contact pad on the semiconductor substrate, and an insulating layer on the semiconductor substrate and the contact pad, the insulating layer having a via therein so that a portion ofthe contact pad is free of the insulating layer, wherein the conductive trace, the conductive pad, and the electrical coupling are on the insulating layer opposite the substrate, and wherein the conductive trace is electrically coupled with the contact pad through the via.
69. An electronic structure according to Claim 58 further comprising; an insulating layer on the electronic substrate, the primary conductive trace, the conductive pad, and the electrical coupling, the insulating layer including a via therein so that portions ofthe conductive pad are free ofthe insulating layer; a conductive shunt layer on the portions ofthe conductive pad free ofthe insulating layer, on sidewalls ofthe via, and on portions ofthe insulating layer adjacent the via; and a solder layer on the conductive shunt layer opposite the substrate.
70. A method of forming an electronic structure, the method comprising: forming a primary conductive trace on an electronic substrate, the primary conductive trace having a first width; forming a conductive pad on the electronic substrate, the conductive pad having a second width greater than the first width; and forming an electrical coupling between the primary conductive trace and the conductive pad, the electrical coupling providing at least two separate current flow paths between the primary conductive trace and the conductive pad.
71. A method according to Claim 70 wherein the electrical coupling comprises a flared coupling extending from the primary conductive trace to the conductive pad and having a perforation therein.
72. A method according to Claim 70 wherein the electrical coupling comprises first and second traces extending from the primary conductive trace to spaced apart portions ofthe conductive pad.
73. A method according to Claim 72 wherein the first and second traces extend to opposite sides ofthe conductive pad.
74. A method according to Claim 72 wherein the conductive pad is circular and wherein the first and second traces extend tangentially from different portions of the circular conductive pad and meet at the primary conductive trace.
75. A method according to Claim 72 wherein the first and second traces extend from the circular pad in parallel directions and turn to meet at the primary conductive trace.
76. A method according to Claim 72 wherein the electrical coupling further comprises a third trace extending from the primary conductive trace to the conductive pad between the first and second traces.
77. A method according to Claim 76 wherein the third trace has a width that is less than a width of either ofthe first and second traces.
78. A method according to Claim 72 further comprising: forming a solder layer on the conductive pad; and providing a second electronic substrate on the solder layer wherein at least one ofthe first and second traces is coupled to the conductive pad adjacent to a portion of the solder layer subject to compressive stress.
79. A method according to Claim 70 further comprising: forming an insulating layer on the electronic substrate, on the conductive trace, on the conductive pad, and on the electrical coupling, the insulating layer having a via therein so that a portion ofthe conductive pad is free ofthe insulating layer.
80. A method according to Claim 70 wherein the electronic substrate includes a semiconductor substrate, a contact pad on the semiconductor substrate, and an insulating layer on the semiconductor substrate and the contact pad, the insulating layer having a via therein so that a portion ofthe contact pad is free ofthe insulating layer, wherein the conductive trace, the conductive pad, and the electrical coupling are on the insulating layer opposite the substrate, and wherein the conductive trace is electrically coupled with the contact pad through the via.
81. A method according to Claim 70 further comprising; forming an insulating layer on the electronic substrate, the primary conductive trace, the conductive pad, and the electrical coupling, the insulating layer including a via therein so that portions ofthe conductive pad are free ofthe insulating layer; forming a conductive shunt layer on the portions ofthe conductive pad free of the insulating layer, on sidewalls ofthe via, and on portions ofthe insulating layer adjacent the via; and forming a solder layer on the conductive shunt layer opposite the substrate.
82. An electronic structure comprising: an electronic substrate; a primary conductive trace on the electronic substrate, the primary conductive trace having a first width; a conductive pad on the electronic substrate, the conductive pad having a second width greater than the first width; and an electrical coupling between the primary conductive trace and the conductive pad, the electrical coupling providing different resistances to current flow across a width thereof.
83. An electronic structure according to Claim 82 wherein the electrical coupling has an opening therein.
84. An electronic structure according to Claim 82 wherein the electrical coupling has different thicknesses across a width thereof.
85. An electronic structure according to Claim 82 wherein the electrical coupling includes a layer of a first conductive material in a central portion thereof and a layer of a second conductive material along peripheral portions thereof the first and second conductive materials having different resistivities.
86. An electronic structure according to Claim 85 wherein the layer ofthe second conductive material extends across the electrical coupling on the layer ofthe first conductive material.
87. An electronic structure according to Claim 82 wherein the electrical coupling provides uniform distribution of current for the conductive pad.
88. A method of forming an electronic structure, the method comprising: forming an electronic substrate; forming a primary conductive trace on the electronic substrate, the primary conductive trace having a first width; forming a conductive pad on the electronic substrate, the conductive pad having a second width greater than the first width; and forming an electrical coupling between the primary conductive trace and the conductive pad, the electrical coupling providing different resistances to current flow across a width thereof.
89. A method according to Claim 88 wherein the electrical coupling has an opening therein.
90. A method according to Claim 88 wherein the electrical coupling has different thicknesses across a width thereof.
91. A method according to Claim 88 wherein the electrical coupling includes a layer of a first conductive material in a central portion thereof and a layer of a second conductive material along peripheral portions thereof the first and second conductive materials having different resistivities.
92. A method according to Claim 85 wherein the layer ofthe second conductive material extends across the electrical coupling on the layer ofthe first conductive material.
93. A method according to Claim 88 wherein the electrical coupling provides uniform distribution of current for the conductive pad.
PCT/US2003/020790 2002-06-25 2003-06-23 Methods of forming electronic structures including conductive shunt layers and related structures WO2004001837A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2003256360A AU2003256360A1 (en) 2002-06-25 2003-06-23 Methods of forming electronic structures including conductive shunt layers and related structures

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US39151102P 2002-06-25 2002-06-25
US60/391,511 2002-06-25

Publications (2)

Publication Number Publication Date
WO2004001837A2 true WO2004001837A2 (en) 2003-12-31
WO2004001837A3 WO2004001837A3 (en) 2004-07-08

Family

ID=30000713

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/020790 WO2004001837A2 (en) 2002-06-25 2003-06-23 Methods of forming electronic structures including conductive shunt layers and related structures

Country Status (4)

Country Link
US (4) US6960828B2 (en)
AU (1) AU2003256360A1 (en)
TW (1) TWI306654B (en)
WO (1) WO2004001837A2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1487016A2 (en) * 2003-06-13 2004-12-15 Delphi Technologies, Inc. Flip-chip interconnect with increased current-carrying capability
CN103367315A (en) * 2013-07-08 2013-10-23 日月光半导体制造股份有限公司 Wafer level packaging structure
CN106505059A (en) * 2015-09-07 2017-03-15 矽品精密工业股份有限公司 Substrate structure
EP3062590A4 (en) * 2013-10-23 2017-05-24 Kyocera Corporation Wiring board and electronic device

Families Citing this family (76)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002039802A2 (en) * 2000-11-10 2002-05-16 Unitive Electronics, Inc. Methods of positioning components using liquid prime movers and related structures
US7547623B2 (en) * 2002-06-25 2009-06-16 Unitive International Limited Methods of forming lead free solder bumps
US7531898B2 (en) * 2002-06-25 2009-05-12 Unitive International Limited Non-Circular via holes for bumping pads and related structures
US6960828B2 (en) 2002-06-25 2005-11-01 Unitive International Limited Electronic structures including conductive shunt layers
TWI225899B (en) * 2003-02-18 2005-01-01 Unitive Semiconductor Taiwan C Etching solution and method for manufacturing conductive bump using the etching solution to selectively remove barrier layer
TWI223884B (en) * 2003-06-30 2004-11-11 Advanced Semiconductor Eng Under bump metallurgy structure
US7115997B2 (en) * 2003-11-19 2006-10-03 International Business Machines Corporation Seedless wirebond pad plating
WO2005101499A2 (en) * 2004-04-13 2005-10-27 Unitive International Limited Methods of forming solder bumps on exposed metal pads and related structures
DE102004031878B3 (en) * 2004-07-01 2005-10-06 Epcos Ag Electrical multilayer component with reliable solder contact
DE102004047730B4 (en) * 2004-09-30 2017-06-22 Advanced Micro Devices, Inc. A method for thinning semiconductor substrates for the production of thin semiconductor wafers
US7462317B2 (en) 2004-11-10 2008-12-09 Enpirion, Inc. Method of manufacturing an encapsulated package for a magnetic device
US7426780B2 (en) 2004-11-10 2008-09-23 Enpirion, Inc. Method of manufacturing a power module
WO2006053036A2 (en) * 2004-11-10 2006-05-18 Unitive International Limited Non-circular via holes for bumping pads and related structures
US7332818B2 (en) * 2005-05-12 2008-02-19 Endicott Interconnect Technologies, Inc. Multi-chip electronic package with reduced line skew and circuitized substrate for use therein
WO2006129135A1 (en) * 2005-06-02 2006-12-07 Infineon Technologies Ag An interconnection structure for electronic components, an electronic component and methods for producing the same
JP4613708B2 (en) * 2005-06-23 2011-01-19 ブラザー工業株式会社 Circuit board and inkjet head
US8139362B2 (en) 2005-10-05 2012-03-20 Enpirion, Inc. Power module with a magnetic device having a conductive clip
US8631560B2 (en) * 2005-10-05 2014-01-21 Enpirion, Inc. Method of forming a magnetic device having a conductive clip
US8701272B2 (en) * 2005-10-05 2014-04-22 Enpirion, Inc. Method of forming a power module with a magnetic device having a conductive clip
US7688172B2 (en) * 2005-10-05 2010-03-30 Enpirion, Inc. Magnetic device having a conductive clip
JP4750586B2 (en) * 2006-02-28 2011-08-17 住友電工デバイス・イノベーション株式会社 Semiconductor device, electronic device and manufacturing method thereof
US7923836B2 (en) * 2006-07-21 2011-04-12 International Business Machines Corporation BLM structure for application to copper pad
DE102006051491A1 (en) * 2006-10-31 2008-05-15 Advanced Micro Devices, Inc., Sunnyvale Metallization layer stack with an aluminum termination metal layer
KR20090075883A (en) * 2006-10-31 2009-07-09 어드밴스드 마이크로 디바이시즈, 인코포레이티드 A metallization layer stack without a terminal aluminum metal layer
KR100818525B1 (en) 2006-12-20 2008-03-31 동부일렉트로닉스 주식회사 Image senser and method mamufacturing of the same
US7786579B2 (en) * 2007-05-23 2010-08-31 International Business Machines Corporation Apparatus for crack prevention in integrated circuit packages
US8018315B2 (en) * 2007-09-10 2011-09-13 Enpirion, Inc. Power converter employing a micromagnetic device
US7952459B2 (en) * 2007-09-10 2011-05-31 Enpirion, Inc. Micromagnetic device and method of forming the same
US7920042B2 (en) * 2007-09-10 2011-04-05 Enpirion, Inc. Micromagnetic device and method of forming the same
US7955868B2 (en) * 2007-09-10 2011-06-07 Enpirion, Inc. Method of forming a micromagnetic device
US8133529B2 (en) * 2007-09-10 2012-03-13 Enpirion, Inc. Method of forming a micromagnetic device
US7911803B2 (en) * 2007-10-16 2011-03-22 International Business Machines Corporation Current distribution structure and method
KR101374338B1 (en) * 2007-11-14 2014-03-14 삼성전자주식회사 semicondoctor device having through-via and method of forming the same
US20090140401A1 (en) * 2007-11-30 2009-06-04 Stanley Craig Beddingfield System and Method for Improving Reliability of Integrated Circuit Packages
US7868453B2 (en) 2008-02-15 2011-01-11 International Business Machines Corporation Solder interconnect pads with current spreading layers
US8022543B2 (en) * 2008-03-25 2011-09-20 International Business Machines Corporation Underbump metallurgy for enhanced electromigration resistance
US8692532B2 (en) 2008-04-16 2014-04-08 Enpirion, Inc. Power converter with controller operable in selected modes of operation
US9246390B2 (en) 2008-04-16 2016-01-26 Enpirion, Inc. Power converter with controller operable in selected modes of operation
US8686698B2 (en) 2008-04-16 2014-04-01 Enpirion, Inc. Power converter with controller operable in selected modes of operation
US8541991B2 (en) 2008-04-16 2013-09-24 Enpirion, Inc. Power converter with controller operable in selected modes of operation
DE112009001720A5 (en) * 2008-05-14 2011-04-21 Pac Tech-Packaging Technologies Gmbh Contact structure and method for producing a contact structure
US8339802B2 (en) * 2008-10-02 2012-12-25 Enpirion, Inc. Module having a stacked magnetic device and semiconductor device and method of forming the same
US8153473B2 (en) * 2008-10-02 2012-04-10 Empirion, Inc. Module having a stacked passive element and method of forming the same
US9054086B2 (en) * 2008-10-02 2015-06-09 Enpirion, Inc. Module having a stacked passive element and method of forming the same
US8266793B2 (en) * 2008-10-02 2012-09-18 Enpirion, Inc. Module having a stacked magnetic device and semiconductor device and method of forming the same
US7812462B2 (en) * 2008-11-04 2010-10-12 National Semiconductor Corporation Conductive paths for transmitting an electrical signal through an electrical connector
US8698463B2 (en) 2008-12-29 2014-04-15 Enpirion, Inc. Power converter with a dynamically configurable controller based on a power conversion mode
US9548714B2 (en) * 2008-12-29 2017-01-17 Altera Corporation Power converter with a dynamically configurable controller and output filter
TWI397983B (en) * 2008-12-31 2013-06-01 Ind Tech Res Inst Package carrier and bonding structure
US7851269B2 (en) * 2009-02-19 2010-12-14 Intel Corporation Method of stiffening coreless package substrate
US8084858B2 (en) * 2009-04-15 2011-12-27 International Business Machines Corporation Metal wiring structures for uniform current density in C4 balls
US20110210443A1 (en) * 2010-02-26 2011-09-01 Xilinx, Inc. Semiconductor device having bucket-shaped under-bump metallization and method of forming same
US8405199B2 (en) * 2010-07-08 2013-03-26 Taiwan Semiconductor Manufacturing Company, Ltd. Conductive pillar for semiconductor substrate and method of manufacture
JP2012038965A (en) * 2010-08-09 2012-02-23 Lapis Semiconductor Co Ltd Semiconductor device and manufacturing method of the same
US8492892B2 (en) * 2010-12-08 2013-07-23 International Business Machines Corporation Solder bump connections
US8531030B2 (en) * 2010-12-16 2013-09-10 Texas Instruments Incorporated IC device having electromigration resistant feed line structures
US8867295B2 (en) 2010-12-17 2014-10-21 Enpirion, Inc. Power converter for a memory module
US8624392B2 (en) 2011-06-03 2014-01-07 Taiwan Semiconductor Manufacturing Company, Ltd. Electrical connection for chip scale packaging
US9548281B2 (en) * 2011-10-07 2017-01-17 Taiwan Semiconductor Manufacturing Company, Ltd. Electrical connection for chip scale packaging
US8912668B2 (en) 2012-03-01 2014-12-16 Taiwan Semiconductor Manufacturing Company, Ltd. Electrical connections for chip scale packaging
US8741691B2 (en) * 2012-04-20 2014-06-03 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabricating three dimensional integrated circuit
US9355978B2 (en) * 2013-03-11 2016-05-31 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging devices and methods of manufacture thereof
TWI562295B (en) 2012-07-31 2016-12-11 Mediatek Inc Semiconductor package and method for fabricating base for semiconductor package
US10991669B2 (en) 2012-07-31 2021-04-27 Mediatek Inc. Semiconductor package using flip-chip technology
US9196573B2 (en) 2012-07-31 2015-11-24 Taiwan Semiconductor Manufacturing Company, Ltd. Bump on pad (BOP) bonding structure
US8829673B2 (en) 2012-08-17 2014-09-09 Taiwan Semiconductor Manufacturing Company, Ltd. Bonded structures for package and substrate
US9673161B2 (en) 2012-08-17 2017-06-06 Taiwan Semiconductor Manufacturing Company, Ltd. Bonded structures for package and substrate
US8952530B2 (en) * 2012-09-14 2015-02-10 Taiwan Semiconductor Manufacturing Company, Ltd. Post passivation interconnect structures and methods for forming the same
US9269658B2 (en) * 2013-03-11 2016-02-23 Taiwan Semiconductor Manufacturing Company, Ltd. Ball amount process in the manufacturing of integrated circuit
NO2944700T3 (en) 2013-07-11 2018-03-17
US9196529B2 (en) * 2013-09-27 2015-11-24 Taiwan Semiconductor Manufacturing Company, Ltd. Contact pad for semiconductor devices
JP6215755B2 (en) * 2014-04-14 2017-10-18 ルネサスエレクトロニクス株式会社 Semiconductor device
US9509217B2 (en) 2015-04-20 2016-11-29 Altera Corporation Asymmetric power flow controller for a power converter and method of operating the same
US9894767B1 (en) * 2016-03-20 2018-02-13 Jason Krugman Products, LLC Concentric circle printed circuit board electrical connection
JP6984442B2 (en) * 2018-01-25 2021-12-22 富士通株式会社 Board, electronic device, and board design support method
US11024593B2 (en) * 2018-09-28 2021-06-01 Taiwan Semiconductor Manufacturing Co., Ltd. Metal bumps and method forming same

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5216280A (en) * 1989-12-02 1993-06-01 Kabushiki Kaisha Toshiba Semiconductor integrated circuit device having pads at periphery of semiconductor chip
EP1146552A2 (en) * 2000-04-10 2001-10-17 Agere Systems Guardian Corporation Interconnections to copper ICs
US6320262B1 (en) * 1997-12-05 2001-11-20 Ricoh Company, Ltd. Semiconductor device and manufacturing method thereof
US20010042918A1 (en) * 1998-05-22 2001-11-22 Toshiharu Yanagida Semiconductor device and method of fabricating the same
US20020079576A1 (en) * 2000-06-30 2002-06-27 Krishna Seshan Ball limiting metallurgy for input/outputs and methods of fabrication
US20020093098A1 (en) * 1999-04-05 2002-07-18 Barr Alexander L. Semiconductor device and method of formation
US20030060040A1 (en) * 1998-07-31 2003-03-27 Industrial Technology Research Institute Method of electroless plating copper on nitride barrier

Family Cites Families (218)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US557502A (en) * 1896-03-31 Car-coupling
US575156A (en) * 1897-01-12 holdsworth
US162257A (en) 1875-04-20 Improvement in cider-presses
US3259814A (en) 1955-05-20 1966-07-05 Rca Corp Power semiconductor assembly including heat dispersing means
DE1182353C2 (en) 1961-03-29 1973-01-11 Siemens Ag Method for manufacturing a semiconductor component, such as a semiconductor current gate or a surface transistor, with a high-resistance n-zone between two p-zones in the semiconductor body
US3105869A (en) 1962-03-23 1963-10-01 Hughes Aircraft Co Electrical connection of microminiature circuit wafers
US3244947A (en) 1962-06-15 1966-04-05 Slater Electric Inc Semi-conductor diode and manufacture thereof
US3274458A (en) 1964-04-02 1966-09-20 Int Rectifier Corp Extremely high voltage silicon device
US3458925A (en) 1966-01-20 1969-08-05 Ibm Method of forming solder mounds on substrates
DE1614928A1 (en) 1966-07-19 1970-12-23 Solitron Devices Method for contacting semiconductor components
GB1134998A (en) 1967-04-04 1968-11-27 Marconi Co Ltd Improvements in or relating to insulated gate field effect transistors
US3461357A (en) 1967-09-15 1969-08-12 Ibm Multilevel terminal metallurgy for semiconductor devices
FR1580815A (en) 1967-10-27 1969-09-12
NL159822B (en) 1969-01-02 1979-03-15 Philips Nv SEMICONDUCTOR DEVICE.
GB1288564A (en) 1969-01-24 1972-09-13
US3871015A (en) 1969-08-14 1975-03-11 Ibm Flip chip module with non-uniform connector joints
US3871014A (en) 1969-08-14 1975-03-11 Ibm Flip chip module with non-uniform solder wettable areas on the substrate
US3625837A (en) 1969-09-18 1971-12-07 Singer Co Electroplating solder-bump connectors on microcircuits
US3663184A (en) 1970-01-23 1972-05-16 Fairchild Camera Instr Co Solder bump metallization system using a titanium-nickel barrier layer
DE2044494B2 (en) 1970-09-08 1972-01-13 Siemens AG, 1000 Berlin u 8000 München CONNECTING AREAS FOR SOLDERING SEMI-CONDUCTOR COMPONENTS IN FLIP CHIP TECHNOLOGY
US3760238A (en) 1972-02-28 1973-09-18 Microsystems Int Ltd Fabrication of beam leads
JPS49135749U (en) 1973-03-24 1974-11-21
US4113578A (en) 1973-05-31 1978-09-12 Honeywell Inc. Microcircuit device metallization
US3839727A (en) 1973-06-25 1974-10-01 Ibm Semiconductor chip to substrate solder bond using a locally dispersed, ternary intermetallic compound
US3897871A (en) 1973-07-26 1975-08-05 Lilly Co Eli Print album storage case insert
US3959577A (en) 1974-06-10 1976-05-25 Westinghouse Electric Corporation Hermetic seals for insulating-casing structures
US4113587A (en) 1974-08-05 1978-09-12 Agency Of Industrial Science And Technology Method for electrochemical machining
US3986255A (en) 1974-11-29 1976-10-19 Itek Corporation Process for electrically interconnecting chips with substrates employing gold alloy bumps and magnetic materials therein
US4074342A (en) 1974-12-20 1978-02-14 International Business Machines Corporation Electrical package for lsi devices and assembly process therefor
US3993123A (en) 1975-10-28 1976-11-23 International Business Machines Corporation Gas encapsulated cooling module
US4257905A (en) 1977-09-06 1981-03-24 The United States Of America As Represented By The United States Department Of Energy Gaseous insulators for high voltage electrical equipment
JPS5459080A (en) 1977-10-19 1979-05-12 Nec Corp Semiconductor device
US4168480A (en) 1978-02-13 1979-09-18 Torr Laboratories, Inc. Relay assembly
US4266282A (en) 1979-03-12 1981-05-05 International Business Machines Corporation Vertical semiconductor integrated circuit chip packaging
JPS5678356U (en) 1979-11-12 1981-06-25
US4273859A (en) 1979-12-31 1981-06-16 Honeywell Information Systems Inc. Method of forming solder bump terminals on semiconductor elements
US4473263A (en) 1981-01-21 1984-09-25 Sunstein Drew E Circuit board mounting device and associated components
US4382517A (en) 1981-02-20 1983-05-10 Metropolitan Wire Corporation Panels for holding printed circuit boards
US4505029A (en) 1981-03-23 1985-03-19 General Electric Company Semiconductor device with built-up low resistance contact
US4449580A (en) 1981-06-30 1984-05-22 International Business Machines Corporation Vertical wall elevated pressure heat dissipation system
JPS58146827A (en) 1982-02-25 1983-09-01 Fuji Electric Co Ltd Semiconductor type pressure sensor
CH664040A5 (en) 1982-07-19 1988-01-29 Bbc Brown Boveri & Cie PRESSURE GAS-INSULATED CURRENT TRANSFORMER.
JPS602011A (en) 1983-06-14 1985-01-08 三菱電機株式会社 Gas insulated electric device
US4532576A (en) 1983-08-29 1985-07-30 Gte Automatic Electric Incorporated Printed wiring board file and method of utilizing the same
US4545610A (en) 1983-11-25 1985-10-08 International Business Machines Corporation Method for forming elongated solder connections between a semiconductor device and a supporting substrate
JPS6187396A (en) 1984-10-05 1986-05-02 株式会社日立製作所 Manufacture of electronic circuit device
US4661375A (en) 1985-04-22 1987-04-28 At&T Technologies, Inc. Method for increasing the height of solder bumps
DE3685647T2 (en) 1985-07-16 1993-01-07 Nippon Telegraph & Telephone CONNECTING CONTACTS BETWEEN SUBSTRATES AND METHOD FOR PRODUCING THE SAME.
FR2588121B1 (en) 1985-10-02 1990-02-23 Bull Sa METHOD AND DEVICE FOR WELDING ELEMENTS ON THE CORRESPONDING PLOTS OF A WAFER SUCH AS IN PARTICULAR A WAFER OF HIGH DENSITY INTEGRATED CIRCUITS
US4657146A (en) 1985-11-06 1987-04-14 Richard Walters Adjustable printed circuit board rack for supporting printed circuit boards in a horizontal or a vertical position
US4878611A (en) 1986-05-30 1989-11-07 American Telephone And Telegraph Company, At&T Bell Laboratories Process for controlling solder joint geometry when surface mounting a leadless integrated circuit package on a substrate
US4763829A (en) 1986-06-04 1988-08-16 American Telephone And Telegraph Company, At&T Bell Laboratories Soldering of electronic components
GB2194387A (en) 1986-08-20 1988-03-02 Plessey Co Plc Bonding integrated circuit devices
DE3684602D1 (en) 1986-10-08 1992-04-30 Ibm METHOD FOR PRODUCING SOLDER CONTACTS FOR A CERAMIC MODULE WITHOUT PLUGS.
US4752027A (en) 1987-02-20 1988-06-21 Hewlett-Packard Company Method and apparatus for solder bumping of printed circuit boards
JP2544396B2 (en) 1987-08-25 1996-10-16 株式会社日立製作所 Method for manufacturing semiconductor integrated circuit device
JPS6461934A (en) 1987-09-02 1989-03-08 Nippon Denso Co Semiconductor device and manufacture thereof
US4855809A (en) 1987-11-24 1989-08-08 Texas Instruments Incorporated Orthogonal chip mount system module and method
US4897508A (en) 1988-02-10 1990-01-30 Olin Corporation Metal electronic package
JPH01214141A (en) 1988-02-23 1989-08-28 Nec Corp Flip-chip type semiconductor device
US5227664A (en) 1988-02-26 1993-07-13 Hitachi, Ltd. Semiconductor device having particular mounting arrangement
JP2660077B2 (en) 1988-03-16 1997-10-08 ジーイーシー ― マルコニ リミテッド Vernier structure for flip-chip bonded equipment
US4817850A (en) 1988-03-28 1989-04-04 Hughes Aircraft Company Repairable flip-chip bumping
US4893403A (en) 1988-04-15 1990-01-16 Hewlett-Packard Company Chip alignment method
US4840302A (en) 1988-04-15 1989-06-20 International Business Machines Corporation Chromium-titanium alloy
US4927505A (en) 1988-07-05 1990-05-22 Motorola Inc. Metallization scheme providing adhesion and barrier properties
US4950623A (en) 1988-08-02 1990-08-21 Microelectronics Center Of North Carolina Method of building solder bumps
US4861425A (en) 1988-08-22 1989-08-29 International Business Machines Corporation Lift-off process for terminal metals
CA2002213C (en) 1988-11-10 1999-03-30 Iwona Turlik High performance integrated circuit chip package and method of making same
US5024372A (en) 1989-01-03 1991-06-18 Motorola, Inc. Method of making high density solder bumps and a substrate socket for high density solder bumps
US4940181A (en) 1989-04-06 1990-07-10 Motorola, Inc. Pad grid array for receiving a solder bumped chip carrier
US4962058A (en) 1989-04-14 1990-10-09 International Business Machines Corporation Process for fabricating multi-level integrated circuit wiring structure from a single metal deposit
US5048747A (en) 1989-06-27 1991-09-17 At&T Bell Laboratories Solder assembly of components
JPH0357230A (en) 1989-07-25 1991-03-12 Mitsubishi Electric Corp Brazing method for semiconductor substrate and support sheet
US5135155A (en) 1989-08-25 1992-08-04 International Business Machines Corporation Thermocompression bonding in integrated circuit packaging
US5019943A (en) 1990-02-14 1991-05-28 Unisys Corporation High density chip stack having a zigzag-shaped face which accommodates connections between chips
US5130779A (en) 1990-06-19 1992-07-14 International Business Machines Corporation Solder mass having conductive encapsulating arrangement
US5251806A (en) 1990-06-19 1993-10-12 International Business Machines Corporation Method of forming dual height solder interconnections
FR2663784B1 (en) 1990-06-26 1997-01-31 Commissariat Energie Atomique PROCESS FOR PRODUCING A STAGE OF AN INTEGRATED CIRCUIT.
US5130275A (en) 1990-07-02 1992-07-14 Digital Equipment Corp. Post fabrication processing of semiconductor chips
US5147084A (en) 1990-07-18 1992-09-15 International Business Machines Corporation Interconnection structure and test method
JPH04155835A (en) 1990-10-18 1992-05-28 Mitsubishi Electric Corp Manufacture of integrated circuit device
US5154341A (en) 1990-12-06 1992-10-13 Motorola Inc. Noncollapsing multisolder interconnection
US5113314A (en) 1991-01-24 1992-05-12 Hewlett-Packard Company High-speed, high-density chip mounting
US5250843A (en) 1991-03-27 1993-10-05 Integrated System Assemblies Corp. Multichip integrated circuit modules
US5152451A (en) 1991-04-01 1992-10-06 Motorola, Inc. Controlled solder oxidation process
JPH04354398A (en) 1991-05-31 1992-12-08 Internatl Business Mach Corp <Ibm> Wiring board and manufacture thereof
US5211807A (en) 1991-07-02 1993-05-18 Microelectronics Computer & Technology Titanium-tungsten etching solutions
FR2678773B1 (en) 1991-07-05 1997-03-14 Thomson Csf WIRING PROCESS BETWEEN HOUSING OUTLETS AND HYBRID ELEMENTS.
US5160409A (en) 1991-08-05 1992-11-03 Motorola, Inc. Solder plate reflow method for forming a solder bump on a circuit trace intersection
US5194137A (en) 1991-08-05 1993-03-16 Motorola Inc. Solder plate reflow method for forming solder-bumped terminals
CA2050174A1 (en) 1991-08-28 1993-03-01 Dwight Chizen Storage rack for cassettes and compact discs
US5162257A (en) 1991-09-13 1992-11-10 Mcnc Solder bump fabrication method
US5239447A (en) 1991-09-13 1993-08-24 International Business Machines Corporation Stepped electronic device package
US5372295A (en) 1991-10-04 1994-12-13 Ryoden Semiconductor System Engineering Corporation Solder material, junctioning method, junction material, and semiconductor device
US5923539A (en) * 1992-01-16 1999-07-13 Hitachi, Ltd. Multilayer circuit substrate with circuit repairing function, and electronic circuit device
JP2575566B2 (en) 1992-01-24 1997-01-29 株式会社東芝 Semiconductor device
DE4205029C1 (en) 1992-02-19 1993-02-11 Siemens Ag, 8000 Muenchen, De Micro-mechanical electrostatic relay - has tongue-shaped armature etched from surface of silicon@ substrate
US5289631A (en) 1992-03-04 1994-03-01 Mcnc Method for testing, burn-in, and/or programming of integrated circuit chips
US5371431A (en) 1992-03-04 1994-12-06 Mcnc Vertical microelectronic field emission devices including elongate vertical pillars having resistive bottom portions
FR2688628A1 (en) 1992-03-13 1993-09-17 Commissariat Energie Atomique Three-dimensional assembly of electronic components using microwires and blobs of solder, and method of producing this assembly
US5289925A (en) 1992-03-16 1994-03-01 Martin Newmark Organizational display for compact disc jewel boxes
JP3332456B2 (en) * 1992-03-24 2002-10-07 株式会社東芝 Semiconductor device manufacturing method and semiconductor device
US5281684A (en) 1992-04-30 1994-01-25 Motorola, Inc. Solder bumping of integrated circuit die
US5646439A (en) * 1992-05-13 1997-07-08 Matsushita Electric Industrial Co., Ltd. Electronic chip component with passivation film and organic protective film
WO1993023873A1 (en) 1992-05-15 1993-11-25 Irvine Sensors Corporation Non-conductive end layer for integrated stack of ic chips
JP2718854B2 (en) 1992-06-10 1998-02-25 株式会社東芝 Semiconductor device
JPH0637143A (en) 1992-07-15 1994-02-10 Toshiba Corp Semiconductor device and manufacture thereof
US5234149A (en) 1992-08-28 1993-08-10 At&T Bell Laboratories Debondable metallic bonding method
JPH07105586B2 (en) 1992-09-15 1995-11-13 インターナショナル・ビジネス・マシーンズ・コーポレイション Semiconductor chip connection structure
US5406701A (en) 1992-10-02 1995-04-18 Irvine Sensors Corporation Fabrication of dense parallel solder bump connections
US5739053A (en) * 1992-10-27 1998-04-14 Matsushita Electric Industrial Co., Ltd. Process for bonding a semiconductor to a circuit substrate including a solder bump transferring step
US5327327A (en) 1992-10-30 1994-07-05 Texas Instruments Incorporated Three dimensional assembly of integrated circuit chips
US5859470A (en) 1992-11-12 1999-01-12 International Business Machines Corporation Interconnection of a carrier substrate and a semiconductor device
US5347428A (en) 1992-12-03 1994-09-13 Irvine Sensors Corporation Module comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chip
US5539186A (en) 1992-12-09 1996-07-23 International Business Machines Corporation Temperature controlled multi-layer module
US5448014A (en) 1993-01-27 1995-09-05 Trw Inc. Mass simultaneous sealing and electrical connection of electronic devices
US5479042A (en) 1993-02-01 1995-12-26 Brooktree Corporation Micromachined relay and method of forming the relay
KR940023325A (en) 1993-03-11 1994-10-22 토모마쯔 켕고 Circuit boards used by precoating the solder layer and circuit boards precoated with the solder layer
JP3354937B2 (en) 1993-04-23 2002-12-09 イルビン センサーズ コーポレーション An electronic module including a stack of IC chips each interacting with an IC chip fixed to the surface of the stack.
FR2705832B1 (en) 1993-05-28 1995-06-30 Commissariat Energie Atomique Method for producing a sealing bead and mechanical strength between a substrate and a chip hybridized by balls on the substrate.
US5391514A (en) 1994-04-19 1995-02-21 International Business Machines Corporation Low temperature ternary C4 flip chip bonding method
US5470787A (en) 1994-05-02 1995-11-28 Motorola, Inc. Semiconductor device solder bump having intrinsic potential for forming an extended eutectic region and method for making and using the same
US5802699A (en) 1994-06-07 1998-09-08 Tessera, Inc. Methods of assembling microelectronic assembly with socket for engaging bump leads
US5462638A (en) 1994-06-15 1995-10-31 International Business Machines Corporation Selective etching of TiW for C4 fabrication
US5542174A (en) 1994-09-15 1996-08-06 Intel Corporation Method and apparatus for forming solder balls and solder columns
US5551627A (en) 1994-09-29 1996-09-03 Motorola, Inc. Alloy solder connect assembly and method of connection
US5492235A (en) 1995-12-18 1996-02-20 Intel Corporation Process for single mask C4 solder bump fabrication
DE4442960C1 (en) 1994-12-02 1995-12-21 Fraunhofer Ges Forschung Solder bump used in mfr. of semiconductor chips
US5557502A (en) 1995-03-02 1996-09-17 Intel Corporation Structure of a thermally and electrically enhanced plastic ball grid array package
EP1134805B1 (en) * 1995-03-20 2004-07-21 Unitive International Limited Solder bump fabrication methods and structure including a titanium barrier layer
US5547740A (en) 1995-03-23 1996-08-20 Delco Electronics Corporation Solderable contacts for flip chip integrated circuit devices
US5760526A (en) 1995-04-03 1998-06-02 Motorola, Inc. Plastic encapsulated SAW device
US6388203B1 (en) * 1995-04-04 2002-05-14 Unitive International Limited Controlled-shaped solder reservoirs for increasing the volume of solder bumps, and structures formed thereby
WO1996031905A1 (en) 1995-04-05 1996-10-10 Mcnc A solder bump structure for a microelectronic substrate
US5796591A (en) 1995-06-07 1998-08-18 International Business Machines Corporation Direct chip attach circuit card
US5634268A (en) 1995-06-07 1997-06-03 International Business Machines Corporation Method for making direct chip attach circuit card
US5872051A (en) 1995-08-02 1999-02-16 International Business Machines Corporation Process for transferring material to semiconductor chip conductive pads using a transfer substrate
US5680296A (en) 1995-11-07 1997-10-21 Sun Microsystems, Inc. Card guide with groove having a base portion and ramped portion which restrains an electronic card
US6224690B1 (en) 1995-12-22 2001-05-01 International Business Machines Corporation Flip-Chip interconnections using lead-free solders
US5773359A (en) * 1995-12-26 1998-06-30 Motorola, Inc. Interconnect system and method of fabrication
JPH09186289A (en) 1995-12-28 1997-07-15 Lucent Technol Inc Multilayer laminated integrated circuit chip assembly
US5851911A (en) 1996-03-07 1998-12-22 Micron Technology, Inc. Mask repattern process
US5736456A (en) 1996-03-07 1998-04-07 Micron Technology, Inc. Method of forming conductive bumps on die for flip chip applications
US5751556A (en) * 1996-03-29 1998-05-12 Intel Corporation Method and apparatus for reducing warpage of an assembly substrate
US5793116A (en) 1996-05-29 1998-08-11 Mcnc Microelectronic packaging using arched solder columns
US5620611A (en) 1996-06-06 1997-04-15 International Business Machines Corporation Method to improve uniformity and reduce excess undercuts during chemical etching in the manufacture of solder pads
US6027957A (en) 1996-06-27 2000-02-22 University Of Maryland Controlled solder interdiffusion for high power semiconductor laser diode die bonding
US5759437A (en) 1996-10-31 1998-06-02 International Business Machines Corporation Etching of Ti-W for C4 rework
US5902686A (en) * 1996-11-21 1999-05-11 Mcnc Methods for forming an intermetallic region between a solder bump and an under bump metallurgy layer and related structures
TW480636B (en) 1996-12-04 2002-03-21 Seiko Epson Corp Electronic component and semiconductor device, method for manufacturing and mounting thereof, and circuit board and electronic equipment
US6040618A (en) 1997-03-06 2000-03-21 Micron Technology, Inc. Multi-chip module employing a carrier substrate with micromachined alignment structures and method of forming
US5953623A (en) 1997-04-10 1999-09-14 International Business Machines Corporation Ball limiting metal mask and tin enrichment of high melting point solder for low temperature interconnection
US6117299A (en) 1997-05-09 2000-09-12 Mcnc Methods of electroplating solder bumps of uniform height on integrated circuit substrates
KR100219806B1 (en) 1997-05-27 1999-09-01 윤종용 Method for manufacturing flip chip mount type of semiconductor, and manufacture solder bump
US6208018B1 (en) * 1997-05-29 2001-03-27 Micron Technology, Inc. Piggyback multiple dice assembly
US5891756A (en) 1997-06-27 1999-04-06 Delco Electronics Corporation Process for converting a wire bond pad to a flip chip solder bump pad and pad formed thereby
JP3022819B2 (en) 1997-08-27 2000-03-21 日本電気アイシーマイコンシステム株式会社 Semiconductor integrated circuit device
US5898574A (en) * 1997-09-02 1999-04-27 Tan; Wiling Self aligning electrical component
US6083773A (en) 1997-09-16 2000-07-04 Micron Technology, Inc. Methods of forming flip chip bumps and related flip chip bump constructions
DE19741436A1 (en) 1997-09-19 1998-12-17 Siemens Ag Semiconductor device suitable for wire bond and flip-chip mounting
US5990472A (en) 1997-09-29 1999-11-23 Mcnc Microelectronic radiation detectors for detecting and emitting radiation signals
US6259814B1 (en) * 1997-10-17 2001-07-10 Canon Kabushiki Kaisha Image recognition through localized interpretation
US6441487B2 (en) 1997-10-20 2002-08-27 Flip Chip Technologies, L.L.C. Chip scale package using large ductile solder balls
US6015505A (en) 1997-10-30 2000-01-18 International Business Machines Corporation Process improvements for titanium-tungsten etching in the presence of electroplated C4's
US5886393A (en) * 1997-11-07 1999-03-23 National Semiconductor Corporation Bonding wire inductor for use in an integrated circuit package and method
JP3718039B2 (en) * 1997-12-17 2005-11-16 株式会社日立製作所 Semiconductor device and electronic device using the same
US6162652A (en) * 1997-12-31 2000-12-19 Intel Corporation Process for sort testing C4 bumped wafers
US5937320A (en) * 1998-04-08 1999-08-10 International Business Machines Corporation Barrier layers for electroplated SnPb eutectic solder joints
US6452271B2 (en) 1998-07-31 2002-09-17 Micron Technology, Inc. Interconnect component for a semiconductor die including a ruthenium layer and a method for its fabrication
US6134120A (en) 1998-09-04 2000-10-17 American Standard Inc. Low profile circuit board mounting arrangement
US7405149B1 (en) * 1998-12-21 2008-07-29 Megica Corporation Post passivation method for semiconductor chip or wafer
JP2000223653A (en) 1999-02-02 2000-08-11 Rohm Co Ltd Semiconductor device having chip-on-chip structure and semiconductor chip using the same
US6183802B1 (en) * 1999-05-27 2001-02-06 General Mills, Inc. Dairy products and method of preparation
US6221682B1 (en) * 1999-05-28 2001-04-24 Lockheed Martin Corporation Method and apparatus for evaluating a known good die using both wire bond and flip-chip interconnects
EP1194022B1 (en) 1999-06-02 2006-11-02 Ibiden Co., Ltd. Multilayer printed wiring board and method of manufacturing multilayer printed wiring board
US6332988B1 (en) 1999-06-02 2001-12-25 International Business Machines Corporation Rework process
JP2000349111A (en) 1999-06-03 2000-12-15 Fujitsu Ltd Electrode for solder bonding
US6544880B1 (en) 1999-06-14 2003-04-08 Micron Technology, Inc. Method of improving copper interconnects of semiconductor devices for bonding
US6281106B1 (en) 1999-11-25 2001-08-28 Delphi Technologies, Inc. Method of solder bumping a circuit component
US6346469B1 (en) 2000-01-03 2002-02-12 Motorola, Inc. Semiconductor device and a process for forming the semiconductor device
US6231743B1 (en) 2000-01-03 2001-05-15 Motorola, Inc. Method for forming a semiconductor device
US6335104B1 (en) * 2000-02-22 2002-01-01 International Business Machines Corporation Method for preparing a conductive pad for electrical connection and conductive pad formed
JP3589930B2 (en) 2000-02-25 2004-11-17 株式会社日立製作所 Friction stir welding method
GB0005886D0 (en) 2000-03-13 2000-05-03 Lowe John M Elector-plating apparatus and method
US6338203B1 (en) * 2000-03-18 2002-01-15 Frederick W. Strickland Tubing radius alignment tool
US6638847B1 (en) 2000-04-19 2003-10-28 Advanced Interconnect Technology Ltd. Method of forming lead-free bump interconnections
US6492197B1 (en) 2000-05-23 2002-12-10 Unitive Electronics Inc. Trilayer/bilayer solder bumps and fabrication methods therefor
TW459362B (en) * 2000-08-01 2001-10-11 Siliconware Precision Industries Co Ltd Bump structure to improve the smoothness
US6511912B1 (en) * 2000-08-22 2003-01-28 Micron Technology, Inc. Method of forming a non-conformal layer over and exposing a trench
TW449813B (en) 2000-10-13 2001-08-11 Advanced Semiconductor Eng Semiconductor device with bump electrode
US20020056742A1 (en) 2000-11-10 2002-05-16 Rinne Glenn A. Methods and systems for attaching substrates to one another using solder structures having portions with different melting points
US6418033B1 (en) * 2000-11-16 2002-07-09 Unitive Electronics, Inc. Microelectronic packages in which second microelectronic substrates are oriented relative to first microelectronic substrates at acute angles
US6440291B1 (en) 2000-11-30 2002-08-27 Novellus Systems, Inc. Controlled induction by use of power supply trigger in electrochemical processing
JP3682227B2 (en) 2000-12-27 2005-08-10 株式会社東芝 Electrode formation method
US20020086520A1 (en) * 2001-01-02 2002-07-04 Advanced Semiconductor Engineering Inc. Semiconductor device having bump electrode
US6793792B2 (en) 2001-01-12 2004-09-21 Unitive International Limited Curaco Electroplating methods including maintaining a determined electroplating voltage and related systems
KR100895549B1 (en) 2001-02-08 2009-04-29 가부시키가이샤 히타치세이사쿠쇼 Semiconductor integrated circuit device and its manufacturing method
US6818545B2 (en) * 2001-03-05 2004-11-16 Megic Corporation Low fabrication cost, fine pitch and high reliability solder bump
US6413851B1 (en) 2001-06-12 2002-07-02 Advanced Interconnect Technology, Ltd. Method of fabrication of barrier cap for under bump metal
US6620722B2 (en) 2001-06-21 2003-09-16 Taiwan Semiconductor Manufacturing Co., Ltd Bumping process
US6668449B2 (en) 2001-06-25 2003-12-30 Micron Technology, Inc. Method of making a semiconductor device having an opening in a solder mask
US6667195B2 (en) 2001-08-06 2003-12-23 United Microelectronics Corp. Laser repair operation
US6853076B2 (en) * 2001-09-21 2005-02-08 Intel Corporation Copper-containing C4 ball-limiting metallurgy stack for enhanced reliability of packaged structures and method of making same
US20030107137A1 (en) * 2001-09-24 2003-06-12 Stierman Roger J. Micromechanical device contact terminals free of particle generation
US6762122B2 (en) * 2001-09-27 2004-07-13 Unitivie International Limited Methods of forming metallurgy structures for wire and solder bonding
TWI243439B (en) 2001-12-31 2005-11-11 Advanced Semiconductor Eng Bumping process
US6743660B2 (en) * 2002-01-12 2004-06-01 Taiwan Semiconductor Manufacturing Co., Ltd Method of making a wafer level chip scale package
US6622907B2 (en) * 2002-02-19 2003-09-23 International Business Machines Corporation Sacrificial seed layer process for forming C4 solder bumps
DE50308874D1 (en) 2002-03-28 2008-02-07 Infineon Technologies Ag Method for producing a semiconductor wafer
US6617655B1 (en) 2002-04-05 2003-09-09 Fairchild Semiconductor Corporation MOSFET device with multiple gate contacts offset from gate contact area and over source area
US20030218246A1 (en) 2002-05-22 2003-11-27 Hirofumi Abe Semiconductor device passing large electric current
US6960828B2 (en) 2002-06-25 2005-11-01 Unitive International Limited Electronic structures including conductive shunt layers
US6656827B1 (en) * 2002-10-17 2003-12-02 Taiwan Semiconductor Manufacturing Co., Ltd. Electrical performance enhanced wafer level chip scale package with ground
TWI227556B (en) 2003-07-15 2005-02-01 Advanced Semiconductor Eng Chip structure
TWI286372B (en) * 2003-08-13 2007-09-01 Phoenix Prec Technology Corp Semiconductor package substrate with protective metal layer on pads formed thereon and method for fabricating the same
US7325716B2 (en) * 2004-08-24 2008-02-05 Intel Corporation Dense intermetallic compound layer
JP4150033B2 (en) 2005-07-22 2008-09-17 芝浦メカトロニクス株式会社 Component mounting equipment

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5216280A (en) * 1989-12-02 1993-06-01 Kabushiki Kaisha Toshiba Semiconductor integrated circuit device having pads at periphery of semiconductor chip
US6320262B1 (en) * 1997-12-05 2001-11-20 Ricoh Company, Ltd. Semiconductor device and manufacturing method thereof
US20010042918A1 (en) * 1998-05-22 2001-11-22 Toshiharu Yanagida Semiconductor device and method of fabricating the same
US20030060040A1 (en) * 1998-07-31 2003-03-27 Industrial Technology Research Institute Method of electroless plating copper on nitride barrier
US20020093098A1 (en) * 1999-04-05 2002-07-18 Barr Alexander L. Semiconductor device and method of formation
EP1146552A2 (en) * 2000-04-10 2001-10-17 Agere Systems Guardian Corporation Interconnections to copper ICs
US20020079576A1 (en) * 2000-06-30 2002-06-27 Krishna Seshan Ball limiting metallurgy for input/outputs and methods of fabrication

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1487016A2 (en) * 2003-06-13 2004-12-15 Delphi Technologies, Inc. Flip-chip interconnect with increased current-carrying capability
EP1487016A3 (en) * 2003-06-13 2006-10-04 Delphi Technologies, Inc. Flip-chip interconnect with increased current-carrying capability
CN103367315A (en) * 2013-07-08 2013-10-23 日月光半导体制造股份有限公司 Wafer level packaging structure
EP3062590A4 (en) * 2013-10-23 2017-05-24 Kyocera Corporation Wiring board and electronic device
US9704791B2 (en) 2013-10-23 2017-07-11 Kyocera Corporation Wiring board and electronic device
CN106505059A (en) * 2015-09-07 2017-03-15 矽品精密工业股份有限公司 Substrate structure

Also Published As

Publication number Publication date
US7879715B2 (en) 2011-02-01
US20060009023A1 (en) 2006-01-12
AU2003256360A8 (en) 2004-01-06
TW200403827A (en) 2004-03-01
US20080026560A1 (en) 2008-01-31
US8294269B2 (en) 2012-10-23
AU2003256360A1 (en) 2004-01-06
US20040053483A1 (en) 2004-03-18
TWI306654B (en) 2009-02-21
US20110084392A1 (en) 2011-04-14
WO2004001837A3 (en) 2004-07-08
US6960828B2 (en) 2005-11-01
US7297631B2 (en) 2007-11-20

Similar Documents

Publication Publication Date Title
US7879715B2 (en) Methods of forming electronic structures including conductive shunt layers and related structures
US11043462B2 (en) Solderless interconnection structure and method of forming same
US7665652B2 (en) Electronic devices including metallurgy structures for wire and solder bonding
US7358174B2 (en) Methods of forming solder bumps on exposed metal pads
US7081404B2 (en) Methods of selectively bumping integrated circuit substrates and related structures
US8487432B2 (en) Electronic structures including barrier layers and/or oxidation barriers defining lips and related methods
EP0398485B1 (en) A method of making a Flip Chip Solder bond structure for devices with gold based metallisation
US6415974B2 (en) Structure of solder bumps with improved coplanarity and method of forming solder bumps with improved coplanarity
US8106516B1 (en) Wafer-level chip scale package
EP1892754A2 (en) Method of electroplating solder bumps of uniform height on integrated circuit substrates
TWI277183B (en) A routing design to minimize electromigration damage to solder bumps
US7994043B1 (en) Lead free alloy bump structure and fabrication method
US11961810B2 (en) Solderless interconnection structure and method of forming same
US20090065555A1 (en) Electrical interconnect forming method
JPS63272056A (en) Connection electrodes of integrated semiconductor device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP