WO2003054942A3 - Method of introducing nitrogen into semiconductor dielectric layers - Google Patents

Method of introducing nitrogen into semiconductor dielectric layers Download PDF

Info

Publication number
WO2003054942A3
WO2003054942A3 PCT/IB2002/005686 IB0205686W WO03054942A3 WO 2003054942 A3 WO2003054942 A3 WO 2003054942A3 IB 0205686 W IB0205686 W IB 0205686W WO 03054942 A3 WO03054942 A3 WO 03054942A3
Authority
WO
WIPO (PCT)
Prior art keywords
poly
silicon
layer
nitrogen
introducing nitrogen
Prior art date
Application number
PCT/IB2002/005686
Other languages
French (fr)
Other versions
WO2003054942A2 (en
Inventor
Vincent C Venezia
Charles J J Dachs
Florence N Cubaynes
Jurriaan Schmitz
Original Assignee
Koninkl Philips Electronics Nv
Vincent C Venezia
Charles J J Dachs
Florence N Cubaynes
Jurriaan Schmitz
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv, Vincent C Venezia, Charles J J Dachs, Florence N Cubaynes, Jurriaan Schmitz filed Critical Koninkl Philips Electronics Nv
Priority to AU2002347561A priority Critical patent/AU2002347561A1/en
Publication of WO2003054942A2 publication Critical patent/WO2003054942A2/en
Publication of WO2003054942A3 publication Critical patent/WO2003054942A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
    • H01L29/4925—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28176—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the definitive gate conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823857—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
    • H01L21/02329—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen
    • H01L21/02332—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen into an oxide layer, e.g. changing SiO to SiON
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
    • H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28202—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a nitrogen-containing ambient, e.g. nitride deposition, growth, oxynitridation, NH3 nitridation, N2O oxidation, thermal nitridation, RTN, plasma nitridation, RPN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/3115—Doping the insulating layers
    • H01L21/31155—Doping the insulating layers by ion implantation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material

Abstract

The present invention provides a method of manufacturing a semiconductor device, the method comprising the step of incorporating nitrogen into an oxide layer of a semiconductor structure to form an oxynitride dielectric including the further steps of forming a poly-silicon structure over the oxide layer, introducing nitrogen into the poly-silicon structure and conducting a thermal step to diffuse the nitrogen to the poly-silicon/oxide interface, wherein the poly-silicon structure is formed as a multi-layer structure including a poly-silicon layer (14) adjacent said oxide layer (16), and the nitrogen is introduced into said poly-silicon layer prior to the formation of a further layer of the said structure thereon.
PCT/IB2002/005686 2001-12-20 2002-12-20 Method of introducing nitrogen into semiconductor dielectric layers WO2003054942A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2002347561A AU2002347561A1 (en) 2001-12-20 2002-12-20 Method of introducing nitrogen into semiconductor dielectric layers

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP01205039 2001-12-20
EP01205039.9 2001-12-20

Publications (2)

Publication Number Publication Date
WO2003054942A2 WO2003054942A2 (en) 2003-07-03
WO2003054942A3 true WO2003054942A3 (en) 2003-12-24

Family

ID=8181480

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2002/005686 WO2003054942A2 (en) 2001-12-20 2002-12-20 Method of introducing nitrogen into semiconductor dielectric layers

Country Status (3)

Country Link
AU (1) AU2002347561A1 (en)
TW (1) TW200411741A (en)
WO (1) WO2003054942A2 (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4914046A (en) * 1989-02-03 1990-04-03 Motorola, Inc. Polycrystalline silicon device electrode and method
US5464792A (en) * 1993-06-07 1995-11-07 Motorola, Inc. Process to incorporate nitrogen at an interface of a dielectric layer in a semiconductor device
US5837598A (en) * 1997-03-13 1998-11-17 Lsi Logic Corporation Diffusion barrier for polysilicon gate electrode of MOS device in integrated circuit structure, and method of making same
US5877057A (en) * 1997-01-17 1999-03-02 Advanced Micro Devices, Inc. Method of forming ultra-thin oxides with low temperature oxidation
US5885877A (en) * 1997-04-21 1999-03-23 Advanced Micro Devices, Inc. Composite gate electrode incorporating dopant diffusion-retarding barrier layer adjacent to underlying gate dielectric
US6017808A (en) * 1997-10-24 2000-01-25 Lsi Logic Corporation Nitrogen implanted polysilicon gate for MOSFET gate oxide hardening
US6020260A (en) * 1997-06-25 2000-02-01 Advanced Micro Devices, Inc. Method of fabricating a semiconductor device having nitrogen-bearing gate electrode
US6087229A (en) * 1998-03-09 2000-07-11 Lsi Logic Corporation Composite semiconductor gate dielectrics

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4914046A (en) * 1989-02-03 1990-04-03 Motorola, Inc. Polycrystalline silicon device electrode and method
US5464792A (en) * 1993-06-07 1995-11-07 Motorola, Inc. Process to incorporate nitrogen at an interface of a dielectric layer in a semiconductor device
US5877057A (en) * 1997-01-17 1999-03-02 Advanced Micro Devices, Inc. Method of forming ultra-thin oxides with low temperature oxidation
US5837598A (en) * 1997-03-13 1998-11-17 Lsi Logic Corporation Diffusion barrier for polysilicon gate electrode of MOS device in integrated circuit structure, and method of making same
US5885877A (en) * 1997-04-21 1999-03-23 Advanced Micro Devices, Inc. Composite gate electrode incorporating dopant diffusion-retarding barrier layer adjacent to underlying gate dielectric
US6020260A (en) * 1997-06-25 2000-02-01 Advanced Micro Devices, Inc. Method of fabricating a semiconductor device having nitrogen-bearing gate electrode
US6017808A (en) * 1997-10-24 2000-01-25 Lsi Logic Corporation Nitrogen implanted polysilicon gate for MOSFET gate oxide hardening
US6087229A (en) * 1998-03-09 2000-07-11 Lsi Logic Corporation Composite semiconductor gate dielectrics

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
CHENG H-C ET AL: "SUPPRESSION OF BORON PENETRATION FOR P+ STACKED POLY-SI GATES BY USING INDUCTIVELY COUPLED N2 PLASMA TREATMENT", IEEE ELECTRON DEVICE LETTERS, IEEE INC. NEW YORK, US, vol. 20, no. 10, October 1999 (1999-10-01), pages 535 - 537, XP000890476, ISSN: 0741-3106 *

Also Published As

Publication number Publication date
AU2002347561A8 (en) 2003-07-09
TW200411741A (en) 2004-07-01
WO2003054942A2 (en) 2003-07-03
AU2002347561A1 (en) 2003-07-09

Similar Documents

Publication Publication Date Title
EP1463121A4 (en) Semiconductor device and production method therefor
WO2005050716A3 (en) High-temperature devices on insulator substrates
EP1217648A3 (en) Method of manufacturing an interlayer dielectric layer with low dielectric constant
EP1394853A3 (en) Semiconductor memory device and method for manufacturing semiconductor device
WO2003103032A3 (en) A method for making a semiconductor device having a high-k gate dielectric
EP1280194A3 (en) Manufacturing method of semiconductor device
EP1081763A3 (en) Method to trap air for improving the quality factor (Q) of RF inductors in CMOS technology
AU2002357862A1 (en) Semiconductor device formed over a multiple thickness buried oxide layer, and methods of making same
WO2004059751A3 (en) Methods of forming semiconductor mesa structures including self-aligned contact layers and related devices
WO2002023625A8 (en) Semiconductor device and fabrication method therefor
JP2001185552A5 (en)
WO2006023026A3 (en) Method of forming a semiconductor device and structure thereof
WO2005122254A3 (en) Gate stack and gate stack etch sequence for metal gate integration
WO2002101818A3 (en) Method for isolating semiconductor devices
EP0726599A3 (en) Method of manufacturing semiconductor device having multilayer wiring structure, with improved version of step of forming interlayer dielectric layer
WO2002029865A3 (en) Method of manufacturing a semiconductor component and semiconductor component thereof
WO2004073043A3 (en) Semiconductor-on-insulator article and method of making same
WO2002037559A3 (en) Low temperature hillock suppression method in integrated circuit interconnects
WO2005065089A3 (en) Method of manufacturing a semiconductor component, and semiconductor component formed thereby
SG128440A1 (en) Silicon-rich oxide for copper damascene interconnect incorporating low dielectric constant dielectrics
EP0926717A3 (en) Polysilicon capacitor electrode
WO2003049159A3 (en) Methods of forming capacitors and methods of forming capacitor dielectric layers
EP1408724A4 (en) Circuit formed substrate and method of manufacturing circuit formed substrate
WO2003054942A3 (en) Method of introducing nitrogen into semiconductor dielectric layers
TW346666B (en) Process for producing dielectric layer in an integrated circuit

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP