WO2002082182A2 - Alleviating line end shortening in transistor endcaps by extending phase shifters - Google Patents
Alleviating line end shortening in transistor endcaps by extending phase shifters Download PDFInfo
- Publication number
- WO2002082182A2 WO2002082182A2 PCT/US2002/004119 US0204119W WO02082182A2 WO 2002082182 A2 WO2002082182 A2 WO 2002082182A2 US 0204119 W US0204119 W US 0204119W WO 02082182 A2 WO02082182 A2 WO 02082182A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- endcap
- phase shifter
- line end
- gate
- integrated circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/26—Phase shift masks [PSM]; PSM blanks; Preparation thereof
- G03F1/30—Alternating PSM, e.g. Levenson-Shibuya PSM; Preparation thereof
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/36—Masks having proximity correction features; Preparation thereof, e.g. optical proximity correction [OPC] design processes
Definitions
- the invention relates to the process of fabricating semiconductor chips. More specifically, the invention relates to a method and an apparatus that extends phase shifters to alleviate line end shortening and provide better gate critical dimension control during an optical lithography process for manufacturing an integrated circuit.
- This optical lithography process generally begins with the formation of a photoresist layer on the surface of a semiconductor wafer.
- a mask composed of opaque regions, which are generally formed of chrome, and light-transmissive clear regions (chromeless), which are generally formed of quartz, is then positioned over this photoresist coated wafer.
- chromeless light-transmissive clear regions
- Light is then shone on the mask from a visible light source or an ultraviolet light source.
- This light is generally reduced and focused through an optical system that contains a number of lenses, filters and mirrors.
- the light passes through the clear regions of the mask and exposes the underlying photoresist layer.
- the light is blocked by opaque regions of mask, leaving underlying portions of the photoresist layer unexposed.
- the exposed photoresist layer is then developed, typically through chemical removal of the exposed/non-exposed regions of the photoresist layer.
- the end result is a semiconductor wafer with a photoresist layer having a desired pattern. This pattern can then be used for etching underlying regions of the wafer.
- One problem that arises during the optical lithography process is "line end shortening" and "pullback" caused by optical effects.
- the upper portion of FIG. 1 illustrates a design of a transistor with a polysilicon line 102, running from left to right, that forms a gate region used to electrically couple an upper diffusion region with a lower diffusion region.
- the lower portion of FIG. 1 illustrates the actual printed image that results from the design.
- polysilicon line 102 has been narrowed using optical phase shifting in order to improve the performance of the transistor by reducing the resistance through the gate region.
- Phase shifters are often incorporated into a mask in order to achieve line widths that are smaller than the wavelength of the light that is used to expose the photoresist layer through the mask.
- the destructive interference caused by two adjacent clear areas on a mask is used to create an unexposed area on the photoresist layer.
- hammer heads In order to compensate for line end shortening, designers often add optical proximity correction (OPC) features, such as "hammer heads," onto line ends.
- OPC optical proximity correction
- a hammerhead 215 is added onto an endcap 216 of a transistor in order to reduce the problem of line end shortening in some situations.
- hammerhead 215 may give rise the design rule violations that can potentially cause bridging between the hammerhead and polysilicon line 202.
- This bridging problem can be alleviated by introducing a separation between hammerhead 215 and polysilicon line 202.
- introducing such a separation increases the size of the circuit element, which means that fewer circuit elements can be integrated into a semiconductor chip.
- One embodiment of the invention provides a system and a method for reducing line end shortening and improved gate critical dimension control during an optical lithography process for manufacturing an integrated circuit.
- the system operates by receiving a specification of the integrated circuit, wherein the specification defines transistors that include gates.
- the system identifies a gate within the specification, wherein the gate includes an endcap that is susceptible to line end shortening during the optical lithography process.
- the system then extends a phase shifter used to form the gate, so that the phase shifter defines at least a portion of the endcap and thereby reduces line end shortening of the endcap due to optical effects.
- extending the phase shifter involves extending the phase shifter past the endcap. In one embodiment of the invention, extending the phase shifter involves extending the phase shifter so that it covers at least part of the endcap, but does not extend past the endcap. In a variation on this embodiment, the phase shifter extends past the endcap.
- the system automatically checks design rules that specify a minimum distance between the phase shifter and other structures within the integrated circuit.
- the system additionally marks the endcap to prevent subsequent optical proximity correction (OPC) of the endcap.
- OPC optical proximity correction
- the system subsequently applies OPC to the layout, without applying OPC to endcaps that have been marked.
- the system replaces the modified endcap with an
- the system replaces the endcap with a straight endcap.
- FIG. 1 illustrates the line end shortening problem
- FIG. 2A illustrates the use of a hammerhead to compensate for the line end shortening problem.
- FIG. 2B illustrates the use of an extended phase shifter to alleviate the line end shortening problem in accordance with an embodiment of the invention.
- FIG. 3 illustrates the replacement of endcaps that are not straight or endcaps that have been modified with straight unmodified endcaps in accordance with an embodiment of the invention.
- FIG. 4 is a flow chart illustrating the wafer fabrication process in accordance with an embodiment of the invention.
- FIG. 5 is a flow chart illustrating the process of extending a phase shifter to alleviate the line end shortening problem for a transistor endcap in accordance with an embodiment of the invention.
- FIG. 2B illustrates the use of an extended phase shifter to alleviate the line end shortening problem in accordance with an embodiment of the invention.
- the circuit layout in FIG. 2B is the same as the circuit layout FIG. 2A, except that the phase shifter comprised of, zero-degree clear region 208, chromium regulator 212 and 180- degree clear region 210, has been extended so that it covers at least part of endcap 216 (illustrated in FIG. 2A).
- phase shifter may extend past endcap 216 if the phase shifter does not interfere with other features in the circuit. Otherwise, the phase shifter may extend to cover at least part of endcap 216, but not past endcap 216, so that the phase shifter defines at least a portion of the boundary of endcap 216.
- FIG. 3 illustrates the replacement of endcaps that are not straight or endcaps that have been modified with straight unmodified endcaps in accordance with an embodiment of the invention.
- a number of polysilicon lines 304-307 form a set of pass transistors in active diffusion region 302. Some of these polysilicon lines, such as polysilicon lines 304 and 307, have endcaps with OPC features that are become unnecessary if there exists an extended phase shifter. Other polysilicon lines,
- FIG. 4 is a flow chart illustrating the wafer fabrication process in accordance with an embodiment of the invention.
- the system starts by applying the resist coating to the top surface of a wafer (step 402).
- the system bakes the resist layer (step 404).
- the system positions the first mask over the photoresist layer (step 406), and then exposes the photoresist layer through the first mask (step 408).
- the system positions the second mask over the photoresist layer (step 410), and then exposes the photoresist layer through the second mask (step 412).
- the first mask and/or the second mask may include phase shifters.
- the system then bakes the wafer again (step 414) before developing the photoresist layer (step 416).
- step 416 either a chemical etching or ion implantation step takes place (step 418) before the photoresist layer is removed (step 420).
- step 428 a new layer of material can be added and the process can be repeated for the new layer (step 422).
- FIG. 5 is a flow chart illustrating the process of extending a phase shifter to alleviate the line end shortening problem for a transistor endcap in accordance with an embodiment of the invention.
- the process starts when the system receives a specification of the circuit in some format, such as GDSII stream format (step 502).
- the system identifies gates within transistors that have endcaps that the designer desires to apply phase shifting to, and that are susceptible to line end shortening problems (step 504).
- phase shifters beyond the active region for example in FIG. 2B past active diffusion regions 204 and 206 (step 506). Note that this may involve extending the phase shifter beyond the endcap, which in some cases is preferable, or alternatively, extending the phase shifter to cover part or all of the endcap without extending beyond the endcap. Also note that in one embodiment of the invention, extended phase shifters can be inserted into areas that were not originally targeted for phase shifting in order to alleviate the line end shortening problem.
- the system checks design rules to ensure that there exists a pre-specified minimum distance between the extended shifter and other polysilicon features in the circuit (step 508). If a design rule violation is detected, an error can be generated, and corrective action can be taken by either modifying the polysilicon feature or by modifying the extended shifter.
- the system also marks the identified endcaps to ensure that the endcaps are not modified during a subsequent OPC process (step 510).
- an identified endcap has been modified to include an OPC feature or if the endcap is not straight, the endcap can be replaced with a unmodified straight endcap as is illustrated in FIG. 3 (step 512).
- a computer readable storage medium which may be any device or medium that can store code and/or data for use by a computer system.
- the transmission medium may include a communications network, such as the Internet.
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2002243967A AU2002243967A1 (en) | 2001-04-03 | 2002-02-11 | Alleviating line end shortening in transistor endcaps by extending phase shifters |
JP2002579888A JP4700898B2 (en) | 2001-04-03 | 2002-02-11 | Mitigating line end shrinkage in transistor end caps by expanding phase shifters |
EP02709485A EP1410105B1 (en) | 2001-04-03 | 2002-02-11 | Alleviating line end shortening in transistor endcaps by extending phase shifters |
AT02709485T ATE556354T1 (en) | 2001-04-03 | 2002-02-11 | AVOIDING SHRINKAGE OF LINE END IN TRANSISTORS THROUGH ADDITIONAL PHASE SHIFTER PATTERNS |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US28132501P | 2001-04-03 | 2001-04-03 | |
US60/281,325 | 2001-04-03 | ||
US09/872,620 | 2001-05-31 | ||
US09/872,620 US6553560B2 (en) | 2001-04-03 | 2001-05-31 | Alleviating line end shortening in transistor endcaps by extending phase shifters |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002082182A2 true WO2002082182A2 (en) | 2002-10-17 |
WO2002082182A3 WO2002082182A3 (en) | 2004-02-19 |
Family
ID=26960832
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2002/004119 WO2002082182A2 (en) | 2001-04-03 | 2002-02-11 | Alleviating line end shortening in transistor endcaps by extending phase shifters |
Country Status (7)
Country | Link |
---|---|
US (2) | US6553560B2 (en) |
EP (1) | EP1410105B1 (en) |
JP (2) | JP4700898B2 (en) |
AT (1) | ATE556354T1 (en) |
AU (1) | AU2002243967A1 (en) |
TW (1) | TW521322B (en) |
WO (1) | WO2002082182A2 (en) |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7083879B2 (en) | 2001-06-08 | 2006-08-01 | Synopsys, Inc. | Phase conflict resolution for photolithographic masks |
US6787271B2 (en) * | 2000-07-05 | 2004-09-07 | Numerical Technologies, Inc. | Design and layout of phase shifting photolithographic masks |
US6866971B2 (en) | 2000-09-26 | 2005-03-15 | Synopsys, Inc. | Full phase shifting mask in damascene process |
US6553560B2 (en) * | 2001-04-03 | 2003-04-22 | Numerical Technologies, Inc. | Alleviating line end shortening in transistor endcaps by extending phase shifters |
US6573010B2 (en) | 2001-04-03 | 2003-06-03 | Numerical Technologies, Inc. | Method and apparatus for reducing incidental exposure by using a phase shifter with a variable regulator |
US6566019B2 (en) | 2001-04-03 | 2003-05-20 | Numerical Technologies, Inc. | Using double exposure effects during phase shifting to control line end shortening |
US6593038B2 (en) | 2001-05-04 | 2003-07-15 | Numerical Technologies, Inc. | Method and apparatus for reducing color conflicts during trim generation for phase shifters |
US6569583B2 (en) | 2001-05-04 | 2003-05-27 | Numerical Technologies, Inc. | Method and apparatus for using phase shifter cutbacks to resolve phase shifter conflicts |
US6852471B2 (en) | 2001-06-08 | 2005-02-08 | Numerical Technologies, Inc. | Exposure control for phase shifting photolithographic masks |
US7178128B2 (en) * | 2001-07-13 | 2007-02-13 | Synopsys Inc. | Alternating phase shift mask design conflict resolution |
US6664009B2 (en) | 2001-07-27 | 2003-12-16 | Numerical Technologies, Inc. | Method and apparatus for allowing phase conflicts in phase shifting mask and chromeless phase edges |
US6738958B2 (en) | 2001-09-10 | 2004-05-18 | Numerical Technologies, Inc. | Modifying a hierarchical representation of a circuit to process composite gates |
US6698007B2 (en) | 2001-10-09 | 2004-02-24 | Numerical Technologies, Inc. | Method and apparatus for resolving coloring conflicts between phase shifters |
US7122281B2 (en) | 2002-02-26 | 2006-10-17 | Synopsys, Inc. | Critical dimension control using full phase and trim masks |
US6605481B1 (en) | 2002-03-08 | 2003-08-12 | Numerical Technologies, Inc. | Facilitating an adjustable level of phase shifting during an optical lithography process for manufacturing an integrated circuit |
US6704921B2 (en) | 2002-04-03 | 2004-03-09 | Numerical Technologies, Inc. | Automated flow in PSM phase assignment |
US6944844B2 (en) * | 2002-04-03 | 2005-09-13 | Synopsys, Inc. | System and method to determine impact of line end shortening |
US6785879B2 (en) * | 2002-06-11 | 2004-08-31 | Numerical Technologies, Inc. | Model-based data conversion |
US6711732B1 (en) * | 2002-07-26 | 2004-03-23 | Taiwan Semiconductor Manufacturing Company | Full sized scattering bar alt-PSM technique for IC manufacturing in sub-resolution era |
US6821689B2 (en) | 2002-09-16 | 2004-11-23 | Numerical Technologies | Using second exposure to assist a PSM exposure in printing a tight space adjacent to large feature |
US7448012B1 (en) | 2004-04-21 | 2008-11-04 | Qi-De Qian | Methods and system for improving integrated circuit layout |
US7445874B2 (en) * | 2004-11-10 | 2008-11-04 | Chartered Semiconductor Manufacturing, Ltd | Method to resolve line end distortion for alternating phase shift mask |
US7617473B2 (en) | 2005-01-21 | 2009-11-10 | International Business Machines Corporation | Differential alternating phase shift mask optimization |
US20060257795A1 (en) * | 2005-05-16 | 2006-11-16 | Benjamin Szu-Min Lin | Method for forming composite pattern including different types of patterns |
US7407597B2 (en) * | 2006-09-14 | 2008-08-05 | Lam Research Corporation | Line end shortening reduction during etch |
US7491343B2 (en) * | 2006-09-14 | 2009-02-17 | Lam Research Corporation | Line end shortening reduction during etch |
US7713824B2 (en) | 2007-02-21 | 2010-05-11 | Infineon Technologies North America Corp. | Small feature integrated circuit fabrication |
CN103105727B (en) * | 2011-11-15 | 2014-06-04 | 无锡华润上华科技有限公司 | Forming method of photomask and photomask |
US8856695B1 (en) | 2013-03-14 | 2014-10-07 | Samsung Electronics Co., Ltd. | Method for generating post-OPC layout in consideration of top loss of etch mask layer |
KR102279711B1 (en) | 2014-03-11 | 2021-07-21 | 삼성전자주식회사 | A layout method of a semiconductor device, photomask and the device formed by using the method |
US9418935B1 (en) | 2015-09-09 | 2016-08-16 | Globalfoundries Inc. | Integrated circuit line ends formed using additive processing |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5498579A (en) * | 1993-12-10 | 1996-03-12 | Intel Corporation | Method of producing semiconductor device layer layout |
US5858580A (en) * | 1997-09-17 | 1999-01-12 | Numerical Technologies, Inc. | Phase shifting circuit manufacture method and apparatus |
US6189136B1 (en) * | 1998-07-20 | 2001-02-13 | Philips Electronics, North America Corp. | Design level optical proximity correction methods |
Family Cites Families (70)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4456371A (en) | 1982-06-30 | 1984-06-26 | International Business Machines Corporation | Optical projection printing threshold leveling arrangement |
JPH0690505B2 (en) | 1985-09-20 | 1994-11-14 | 株式会社日立製作所 | Photo mask |
JP2650962B2 (en) | 1988-05-11 | 1997-09-10 | 株式会社日立製作所 | Exposure method, element forming method, and semiconductor element manufacturing method |
JP2710967B2 (en) | 1988-11-22 | 1998-02-10 | 株式会社日立製作所 | Manufacturing method of integrated circuit device |
EP0653679B1 (en) | 1989-04-28 | 2002-08-21 | Fujitsu Limited | Mask, mask producing method and pattern forming method using mask |
US5328807A (en) | 1990-06-11 | 1994-07-12 | Hitichi, Ltd. | Method of forming a pattern |
JP2974821B2 (en) | 1991-06-19 | 1999-11-10 | 沖電気工業株式会社 | Pattern formation method |
US5324600A (en) | 1991-07-12 | 1994-06-28 | Oki Electric Industry Co., Ltd. | Method of forming resist pattern and photomask therefor |
US5364716A (en) | 1991-09-27 | 1994-11-15 | Fujitsu Limited | Pattern exposing method using phase shift and mask used therefor |
JP3148770B2 (en) | 1992-03-27 | 2001-03-26 | 日本電信電話株式会社 | Photomask and mask pattern data processing method |
US5308741A (en) | 1992-07-31 | 1994-05-03 | Motorola, Inc. | Lithographic method using double exposure techniques, mask position shifting and light phase shifting |
US5302477A (en) | 1992-08-21 | 1994-04-12 | Intel Corporation | Inverted phase-shifted reticle |
US5538815A (en) | 1992-09-14 | 1996-07-23 | Kabushiki Kaisha Toshiba | Method for designing phase-shifting masks with automatization capability |
US5527645A (en) | 1993-04-21 | 1996-06-18 | Pati; Yagyensh C. | Systematic method for production of phase-shifting photolithographic masks |
JPH07111528A (en) | 1993-10-12 | 1995-04-25 | Matsushita Electric Ind Co Ltd | Automatic answering telephone system |
JP3393926B2 (en) | 1993-12-28 | 2003-04-07 | 株式会社東芝 | Photomask design method and apparatus |
DE69500268T2 (en) | 1994-02-14 | 1997-10-30 | Ibm | Damping phase shift mask and manufacturing process |
US5573890A (en) | 1994-07-18 | 1996-11-12 | Advanced Micro Devices, Inc. | Method of optical lithography using phase shift masking |
US5538833A (en) | 1994-08-03 | 1996-07-23 | International Business Machines Corporation | High resolution phase edge lithography without the need for a trim mask |
US5537648A (en) | 1994-08-15 | 1996-07-16 | International Business Machines Corporation | Geometric autogeneration of "hard" phase-shift designs for VLSI |
US5472814A (en) | 1994-11-17 | 1995-12-05 | International Business Machines Corporation | Orthogonally separated phase shifted and unphase shifted mask patterns for image improvement |
US5565286A (en) | 1994-11-17 | 1996-10-15 | International Business Machines Corporation | Combined attenuated-alternating phase shifting mask structure and fabrication methods therefor |
KR0158904B1 (en) | 1994-12-02 | 1999-02-01 | 김주용 | Contact mask |
US5523186A (en) | 1994-12-16 | 1996-06-04 | International Business Machines Corporation | Split and cover technique for phase shifting photolithography |
JP3273456B2 (en) | 1995-02-24 | 2002-04-08 | アルプス電気株式会社 | Motor driven slide type variable resistor |
US5532090A (en) | 1995-03-01 | 1996-07-02 | Intel Corporation | Method and apparatus for enhanced contact and via lithography |
US5595843A (en) | 1995-03-30 | 1997-01-21 | Intel Corporation | Layout methodology, mask set, and patterning method for phase-shifting lithography |
JP2638561B2 (en) | 1995-05-10 | 1997-08-06 | 株式会社日立製作所 | Mask formation method |
KR0161879B1 (en) | 1995-09-25 | 1999-01-15 | 문정환 | The structure of phase shift mask and manufacture therefrom |
JP2917879B2 (en) | 1995-10-31 | 1999-07-12 | 日本電気株式会社 | Photomask and manufacturing method thereof |
US6185727B1 (en) | 1995-12-12 | 2001-02-06 | International Business Machines Corporation | Design verification for asymmetric phase shift mask layouts |
US5885734A (en) | 1996-08-15 | 1999-03-23 | Micron Technology, Inc. | Process for modifying a hierarchical mask layout |
US5994002A (en) | 1996-09-06 | 1999-11-30 | Matsushita Electric Industrial Co., Ltd. | Photo mask and pattern forming method |
JP3518275B2 (en) | 1996-09-06 | 2004-04-12 | 松下電器産業株式会社 | Photomask and pattern forming method |
ATE274199T1 (en) | 1996-09-18 | 2004-09-15 | Numerical Tech Inc | METHOD AND DEVICE FOR PRODUCING A CIRCUIT USING PHASE SHIFT |
US6228539B1 (en) | 1996-09-18 | 2001-05-08 | Numerical Technologies, Inc. | Phase shifting circuit manufacture method and apparatus |
US5923562A (en) | 1996-10-18 | 1999-07-13 | International Business Machines Corporation | Method for automatically eliminating three way intersection design conflicts in phase edge, phase shift designs |
US5807649A (en) | 1996-10-31 | 1998-09-15 | International Business Machines Corporation | Lithographic patterning method and mask set therefor with light field trim mask |
JPH10207038A (en) | 1997-01-28 | 1998-08-07 | Matsushita Electric Ind Co Ltd | Reticle and pattern forming method |
US5883813A (en) | 1997-03-04 | 1999-03-16 | International Business Machines Corporation | Automatic generation of phase shift masks using net coloring |
US5923566A (en) | 1997-03-25 | 1999-07-13 | International Business Machines Corporation | Phase shifted design verification routine |
US6057063A (en) | 1997-04-14 | 2000-05-02 | International Business Machines Corporation | Phase shifted mask design system, phase shifted mask and VLSI circuit devices manufactured therewith |
US6470489B1 (en) * | 1997-09-17 | 2002-10-22 | Numerical Technologies, Inc. | Design rule checking system and method |
US6370679B1 (en) * | 1997-09-17 | 2002-04-09 | Numerical Technologies, Inc. | Data hierarchy layout correction and verification method and apparatus |
JP3101594B2 (en) | 1997-11-06 | 2000-10-23 | キヤノン株式会社 | Exposure method and exposure apparatus |
TW363147B (en) | 1997-11-22 | 1999-07-01 | United Microelectronics Corp | Phase shifting mask |
TW378281B (en) | 1997-11-28 | 2000-01-01 | United Microelectronics Corp | Phase shift mask and method for manufacturing the same |
US6083275A (en) | 1998-01-09 | 2000-07-04 | International Business Machines Corporation | Optimized phase shift design migration |
JP3307313B2 (en) | 1998-01-23 | 2002-07-24 | ソニー株式会社 | Pattern generation method and apparatus |
JP4019491B2 (en) * | 1998-03-30 | 2007-12-12 | ソニー株式会社 | Exposure method |
US6130012A (en) | 1999-01-13 | 2000-10-10 | Advanced Micro Devices, Inc. | Ion beam milling to generate custom reticles |
JP3482172B2 (en) * | 1999-03-04 | 2003-12-22 | 松下電器産業株式会社 | LSI pattern layout creation method and LSI pattern formation method |
US6139994A (en) | 1999-06-25 | 2000-10-31 | Broeke; Doug Van Den | Use of intersecting subresolution features for microlithography |
US6251549B1 (en) | 1999-07-19 | 2001-06-26 | Marc David Levenson | Generic phase shift mask |
US6335128B1 (en) * | 1999-09-28 | 2002-01-01 | Nicolas Bailey Cobb | Method and apparatus for determining phase shifts and trim masks for an integrated circuit |
US6338922B1 (en) | 2000-05-08 | 2002-01-15 | International Business Machines Corporation | Optimized alternating phase shifted mask design |
US6978436B2 (en) | 2000-07-05 | 2005-12-20 | Synopsys, Inc. | Design data format and hierarchy management for phase processing |
US6733929B2 (en) | 2000-07-05 | 2004-05-11 | Numerical Technologies, Inc. | Phase shift masking for complex patterns with proximity adjustments |
US6503666B1 (en) | 2000-07-05 | 2003-01-07 | Numerical Technologies, Inc. | Phase shift masking for complex patterns |
US6524752B1 (en) * | 2000-07-05 | 2003-02-25 | Numerical Technologies, Inc. | Phase shift masking for intersecting lines |
US7028285B2 (en) | 2000-07-05 | 2006-04-11 | Synopsys, Inc. | Standard cell design incorporating phase information |
US6681379B2 (en) | 2000-07-05 | 2004-01-20 | Numerical Technologies, Inc. | Phase shifting design and layout for static random access memory |
US6430737B1 (en) * | 2000-07-10 | 2002-08-06 | Mentor Graphics Corp. | Convergence technique for model-based optical and process correction |
US6901575B2 (en) | 2000-10-25 | 2005-05-31 | Numerical Technologies, Inc. | Resolving phase-shift conflicts in layouts using weighted links between phase shifters |
EP1370909A1 (en) | 2001-03-08 | 2003-12-17 | Numerical Technologies, Inc. | Alternating phase shift masking for multiple levels of masking resolution |
US6635393B2 (en) | 2001-03-23 | 2003-10-21 | Numerical Technologies, Inc. | Blank for alternating PSM photomask with charge dissipation layer |
US6566019B2 (en) | 2001-04-03 | 2003-05-20 | Numerical Technologies, Inc. | Using double exposure effects during phase shifting to control line end shortening |
US6553560B2 (en) | 2001-04-03 | 2003-04-22 | Numerical Technologies, Inc. | Alleviating line end shortening in transistor endcaps by extending phase shifters |
US6573010B2 (en) | 2001-04-03 | 2003-06-03 | Numerical Technologies, Inc. | Method and apparatus for reducing incidental exposure by using a phase shifter with a variable regulator |
US6728912B2 (en) * | 2001-04-12 | 2004-04-27 | International Business Machines Corporation | SOI cell stability test method |
-
2001
- 2001-05-31 US US09/872,620 patent/US6553560B2/en not_active Expired - Lifetime
-
2002
- 2002-02-11 JP JP2002579888A patent/JP4700898B2/en not_active Expired - Lifetime
- 2002-02-11 AU AU2002243967A patent/AU2002243967A1/en not_active Abandoned
- 2002-02-11 EP EP02709485A patent/EP1410105B1/en not_active Expired - Lifetime
- 2002-02-11 WO PCT/US2002/004119 patent/WO2002082182A2/en active Application Filing
- 2002-02-11 AT AT02709485T patent/ATE556354T1/en active
- 2002-02-25 TW TW091103328A patent/TW521322B/en not_active IP Right Cessation
- 2002-12-06 US US10/313,325 patent/US6859918B2/en not_active Expired - Lifetime
-
2009
- 2009-08-11 JP JP2009186919A patent/JP2009271550A/en not_active Withdrawn
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5498579A (en) * | 1993-12-10 | 1996-03-12 | Intel Corporation | Method of producing semiconductor device layer layout |
US5858580A (en) * | 1997-09-17 | 1999-01-12 | Numerical Technologies, Inc. | Phase shifting circuit manufacture method and apparatus |
US6189136B1 (en) * | 1998-07-20 | 2001-02-13 | Philips Electronics, North America Corp. | Design level optical proximity correction methods |
Also Published As
Publication number | Publication date |
---|---|
US20030066038A1 (en) | 2003-04-03 |
JP2004527790A (en) | 2004-09-09 |
WO2002082182A3 (en) | 2004-02-19 |
EP1410105A2 (en) | 2004-04-21 |
EP1410105B1 (en) | 2012-05-02 |
US6553560B2 (en) | 2003-04-22 |
JP4700898B2 (en) | 2011-06-15 |
JP2009271550A (en) | 2009-11-19 |
ATE556354T1 (en) | 2012-05-15 |
US20020144232A1 (en) | 2002-10-03 |
AU2002243967A1 (en) | 2002-10-21 |
US6859918B2 (en) | 2005-02-22 |
TW521322B (en) | 2003-02-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6553560B2 (en) | Alleviating line end shortening in transistor endcaps by extending phase shifters | |
US6566019B2 (en) | Using double exposure effects during phase shifting to control line end shortening | |
US7036108B2 (en) | Full sized scattering bar alt-PSM technique for IC manufacturing in sub-resolution era | |
US7382912B2 (en) | Method and apparatus for performing target-image-based optical proximity correction | |
US6573010B2 (en) | Method and apparatus for reducing incidental exposure by using a phase shifter with a variable regulator | |
US6753115B2 (en) | Facilitating minimum spacing and/or width control optical proximity correction | |
US6821689B2 (en) | Using second exposure to assist a PSM exposure in printing a tight space adjacent to large feature | |
US6569583B2 (en) | Method and apparatus for using phase shifter cutbacks to resolve phase shifter conflicts | |
US6808850B2 (en) | Performing optical proximity correction on trim-level segments not abutting features to be printed | |
US6813759B2 (en) | Hybrid optical proximity correction for alternating aperture phase shifting designs | |
US7232630B2 (en) | Method for printability enhancement of complementary masks | |
US6605481B1 (en) | Facilitating an adjustable level of phase shifting during an optical lithography process for manufacturing an integrated circuit | |
US6593038B2 (en) | Method and apparatus for reducing color conflicts during trim generation for phase shifters | |
US6797441B2 (en) | Method and apparatus for using a complementary mask to clear phase conflicts on a phase shifting mask | |
KR100434707B1 (en) | Exposure mask for semiconductor device manufacture | |
US20060188792A1 (en) | Printing of design features using alternating PSM technology with double mask exposure strategy |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2002709485 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 028068556 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2002579888 Country of ref document: JP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWP | Wipo information: published in national office |
Ref document number: 2002709485 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 200405730 Country of ref document: ZA |