WO2002064495A2 - Enhanced sacrificial layer etching technique for microstructure release - Google Patents
Enhanced sacrificial layer etching technique for microstructure release Download PDFInfo
- Publication number
- WO2002064495A2 WO2002064495A2 PCT/IB2002/000395 IB0200395W WO02064495A2 WO 2002064495 A2 WO2002064495 A2 WO 2002064495A2 IB 0200395 W IB0200395 W IB 0200395W WO 02064495 A2 WO02064495 A2 WO 02064495A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- substrate
- microstructure
- sacrificial layer
- etching
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3063—Electrolytic etching
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00436—Shaping materials, i.e. techniques for structuring the substrate or the layers on the substrate
- B81C1/00444—Surface micromachining, i.e. structuring layers on the substrate
- B81C1/00468—Releasing structures
- B81C1/00476—Releasing structures removing a sacrificial layer
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2201/00—Manufacture or treatment of microstructural devices or systems
- B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
- B81C2201/0101—Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
- B81C2201/0102—Surface micromachining
- B81C2201/0105—Sacrificial layer
- B81C2201/0109—Sacrificial layers not provided for in B81C2201/0107 - B81C2201/0108
Definitions
- the present invention generally relates to the formation of microstructures . More specifically, the present invention relates to the lift-off or release of microstructures. Still more specifically, the present invention relates to releasing techniques based on sacrificial layer technology.
- Sacrificial layer technology is of great importance in microengineering. It allows the releasing or lift-off of entire structures or just of some parts of a device that needs to be free-standing.
- Sacrificial materials are used as "forms" or “spacers” to make desired shapes and are later removed. In a sense, when photo resist is used to define a pattern, it is a sacrificial layer, since it is almost always removed. However, in the current context, sacrificial processes refer to those which are used for making free-standing or lifted-off structures.
- Standard releasing techniques use chemical means to remove a layer by etching it, e.g., by plasma or wet etching techniques. This techniques cab lead to isotropic etching so that lateral under etching of the sacrificial layer depends strongly on its thickness. As those sacrificial layers are normally in the range of some micrometers, it is very difficult and sometimes even impossible to release large structures .
- US-A-5, 286, 335 discloses a process providing for lifting-off thin film semiconductors having a thickness of typically between 1 and 20 micrometers.
- An epitaxial layer is deposited on a sacrificial layer (made of aluminium arsenide, AlAs) situated on a growth substrate.
- a transparent carrier layer After coating the epitaxial layer with a transparent carrier layer, the sacrificial layer is etched away to release the combination of the epitaxial layer and the transparent carrier layer from the growth substrate. Etching is done by using a standard HF:H 2 0 (1:10) etch solution.
- US-A-5, 465, 009 discloses a similar process where the lift-off is facilitated by patterning the carrier layer with perforations uniformly across an array of devices. Because the maximum distance any sacrificial layer etch must progress laterally during etching of the sacrificial layer is less than the spacing between the devices, the time to release the devices from the growth substrate is much shorter, is constant, and is independent of the size of the array of devices .
- the described process can be applied to the manipulation of macroscopic pieces of semiconductor having thicknesses ranging from a sub micron through the tens of microns, perhaps to 50 microns or more. Diameters could range from the tens of microns to the hundreds of microns, and could approach or even exceed 1 mm.
- Still a further object of the present invention is to provide a method that allows electroetching of the sacrificial layer without the need of an external power supply.
- Figs. 1A to 1C schematically show the process steps for making one part of a microstructure free-standing or for completely releasing it from a substrate according to the method of the invention
- Figs. 2A to 2C schematically show the same process steps as in Fig. 1A to 1C for a non-flat substrate
- Figs. 3A and 3B schematically show the process steps for etching very thin prestructured sacrificial material according to the method according to the invention
- Fig. 4 schematically shows the arrangement of a structure in a suitable electrolyte according to the method of the invention.
- Fig. 5 depicts the complete lift-off of a large photo plastic tip array according to the process of the present invention.
- microstructures may consist of microelectronic and/or micro mechanical devices or the like.
- microstructures is not limited to structures in the micrometer range, but will, in general, indicate very small structures, such as structures in the nanometer range (nanostructures) , and the like. However, in the following, the term "microstructures" will be used as a collective term for all these types of structures.
- enhanced etching can be used for making one part of the microstructure free-standing or for completely releasing it from a substrate.
- enhanced sacrificial layer etching can also be used to define very thin cavities or channels underneath microstructures by etching very thin prestructured sacrificial material.
- a film combination of electrically conducting materials at the interface between a substrate and a device thereon generates an internal battery or galvanic cell that gives a sufficiently high electrochemical potential to significantly enhance chemical etching of a sacrificial layer. This allows a faster and more controlled under etching process even if the areas to be released are very large, i.e., in the centimetre range.
- a combination of electrically conducting layers with two different oxido-reduction potentials, forming two electrodes is employed in preferred embodiments of the present invention.
- the electrode with the higher oxido-reduction potential forms the cathode and the electrode having the lower oxido-reduction potential forms the anode .
- the electrodes are formed from electrically conducting material such as a conductor or doped semiconductor.
- the layers are formed of metals.
- the cathode comprises a noble metal (such as Au, Pd, Pt, Ag, Cu) and the anode comprises a metal selected from a group comprising Al, Zn, Cr, Fe, Co, and the like, or a doped semiconductor.
- the anode/cathode oxido-reduction potential difference should be as large as possible to achieve the maximum electroetching efficiency.
- the electrically connected layers are immersed into a suitable electrolyte, i.e., a solution or a vapour environment, thus forming a galvanic cell, creating an electrical potential high enough to etch or enhance the etching of the anode.
- a suitable electrolyte i.e., a solution or a vapour environment
- the electrolyte used is an acidic solution known to etch the anode material .
- the electrode potential difference can vary and increases the etch rate of the sacrificial layer or creates a reaction that would normally not occur.
- the electrochemical etching can be enhanced by light generation of electron-holes pairs in the semiconductor. Etching enhancements of several 100 times higher as compared to chemical wet etching were observed, thus allowing structures of a couple of centimetres to be released successfully.
- the anodic part of the galvanic cell acts as a sacrificial layer and is etched from the side of the microstructure supporting a fast under etching that leads to rapid release of the microstructure, as illustrated in Fig. 1.
- the films can be very thin (in the range of about 10 nm) and still produce a very well controlled and fast under etching which is also suitable in thin gap formation. This is useful in situations where structures are not intended to be completely lifted-off, but only a part of the structure is undirected, thus forming a gap between the structure and the substrate.
- Another advantage is that substrates do not need to be flat, so that devices fabricated on pre-structured substrates can also be released, as demonstrated in Figs. 2A to 2C.
- Such a sacrificial layer technique can also be used for the transfer of structures from any material substrate that is easy to process. It allows releasing of whole devices or only parts thereof of any material.
- Figs. 1A to 1C show the process steps according to a method embodying the present invention.
- a substrate 2 is provided.
- This substrate may consist of a suitable material like, e.g., Si, glass, quartz, ceramics, plastic, and the like.
- the substrate need not be flat but can have any shape.
- two layers 4 and 6 of conducting materials are deposited on said substrate.
- One of the layers consists of a material having a high oxido-reduction potential, such as a noble metal like Au, Pd, Pt, Ag, Cu, etc.
- This layer 4 will, in the following, act as a cathode.
- the second layer 6 consists of a material having a lower oxido-reduction potential than layer 4, such as, e.g., Al, Zn, Cr, Fe, Co, and the like. This second layer will, in the following, act as an anode.
- the deposition of the two layers has to be performed in such a way that an electrical contact is present between them.
- the cathode is deposited first, and the anode, which will then act as the sacrificial layer, is subsequently deposited on top of the anode, so that the cathode is not released with the lifted part of the microstructure.
- the microstructure 8 to be released is formed on top of this structure by standard deposition and structuring techniques of the materials composing the desired structure (Fig. 1A) .
- said second layer 6 will be etched electrochemically when immersing this structure 10 into a suitable electrolyte 12 as shown in Fig. 4.
- the electrolyte 12 may consist of a solution or vapour environment.
- a galvanic cell is formed, creating an electrical potential high enough so that the etching of the anode, which acts as a sacrificial layer, occurs or is drastically enhanced.
- Fig. IB shows the final product after only a part of the microstructure 8 has been released from the substrate, whereas Fig. 1C shows release of the complete microstructure 8.
- Figs . 2A to 2C schematically depict the same process steps for a non-flat substrate 2.
- Figs. 1 and 2 can also be used to define very thin cavities or channels underneath microstructures by etching very thin prestructured sacrificial material, as is shown in Figs. 3A and 3B.
- the sacrificial material is first structured to define the part that need to be released.
- micro channels 14 and gaps 16 of a controlled size may be manufactured. It will be appreciated that embodiments of the present invention are particularly although not exclusively useful for fabrication of mechanical oscillators, micro switches, cantilevers, microfluidic channels, micro actuators, suspended coils for RF electronic circuits, and like devices.
- the present invention can be used in many releasing processes with micro electromechanical structures (MEMS) , integrated optics, or in microelectronic fields.
- Fig. 5 e.g., shows the complete release of a large photo plastic tip array of 1.6 x 6 mm) .
- examples of the present invention allow integration of any kind of micro fabricated structures or devices onto other microstructures or micro devices, even if their technology is not compatible (MEMS, integrated optics, CMOS, III-V, Si-Ge, etc.).
- integrated optics e.g., the merge of different devices from different technologies on different substrates may be possible (wave guides, mirrors, deflectors, detectors, micro lenses, laser diodes, and the like) .
- One possible application of the present invention is to integrate cantilevers on a CMOS chip. Building a cantilever on a CMOS chip (post CMOS) is really limiting the processes that can be used for the MEMS part, adding also some yield issue.
- CMOS circuitry and MEMS part separately.
- the whole cantilevers array could then be released and "flipped" at the end onto the CMOS chip.
- a well controlled lift-off of the levers is desirable. Therefore, preferred embodiments of the present invention are especially suitable for this process.
- Epoxy-based Scanning Near-Field Optical Microscopy (SNOM) probes have been fabricated in a photosensitive epoxy resist. A pyramidal mould etched previously in silicon is used to formed the tip. Once the epoxy probe is fabricated, an optical fibre is introduced in a guiding structure and glued. The whole structure is then lifted-off from the substrate. This is possible by etching a sacrificial layer. In this case, an interface made of a Au layer, a Cr layer, a TaO layer, and a 100 nm thick Al layer was designed. The Al layer is used as optical coating for the SNOM tip, to avoid optical losses of the light down to the tip apex.
- the Cr-Au layers form the galvanic cell with Cr as an anode that will be etch away.
- the TaO layer is a dielectric film that electrically isolate the Al film in order to prevent the formation of a second galvanic cell (made with the Au film and the Al film) which, in this case, would otherwise lead to the unwanted etching of the Al .
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2003-7009865A KR20030086989A (en) | 2001-02-12 | 2002-02-08 | Enhanced sacrificial layer etching technique for microstructure release |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP01810141 | 2001-02-12 | ||
EP01810141.0 | 2001-02-12 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002064495A2 true WO2002064495A2 (en) | 2002-08-22 |
WO2002064495A3 WO2002064495A3 (en) | 2003-06-05 |
Family
ID=8183726
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2002/000395 WO2002064495A2 (en) | 2001-02-12 | 2002-02-08 | Enhanced sacrificial layer etching technique for microstructure release |
Country Status (3)
Country | Link |
---|---|
KR (1) | KR20030086989A (en) |
TW (1) | TW535232B (en) |
WO (1) | WO2002064495A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006080621A1 (en) * | 2004-09-22 | 2006-08-03 | Phicom Corporation | Manufacture method of vertical-type electric contactor and vertical-type electric contactor thereof |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5262000A (en) * | 1989-09-26 | 1993-11-16 | British Telecommunications Public Limited Company | Method for making micromechanical switch |
US5374792A (en) * | 1993-01-04 | 1994-12-20 | General Electric Company | Micromechanical moving structures including multiple contact switching system |
US5652559A (en) * | 1993-12-20 | 1997-07-29 | General Electric Company | Method of micromachining electromagnetically actuated current switches with polyimide reinforcement seals, and switches produced thereby |
US6117694A (en) * | 1994-07-07 | 2000-09-12 | Tessera, Inc. | Flexible lead structures and methods of making same |
-
2001
- 2001-09-14 TW TW090122886A patent/TW535232B/en not_active IP Right Cessation
-
2002
- 2002-02-08 WO PCT/IB2002/000395 patent/WO2002064495A2/en not_active Application Discontinuation
- 2002-02-08 KR KR10-2003-7009865A patent/KR20030086989A/en not_active Application Discontinuation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5262000A (en) * | 1989-09-26 | 1993-11-16 | British Telecommunications Public Limited Company | Method for making micromechanical switch |
US5374792A (en) * | 1993-01-04 | 1994-12-20 | General Electric Company | Micromechanical moving structures including multiple contact switching system |
US5652559A (en) * | 1993-12-20 | 1997-07-29 | General Electric Company | Method of micromachining electromagnetically actuated current switches with polyimide reinforcement seals, and switches produced thereby |
US6117694A (en) * | 1994-07-07 | 2000-09-12 | Tessera, Inc. | Flexible lead structures and methods of making same |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006080621A1 (en) * | 2004-09-22 | 2006-08-03 | Phicom Corporation | Manufacture method of vertical-type electric contactor and vertical-type electric contactor thereof |
Also Published As
Publication number | Publication date |
---|---|
WO2002064495A3 (en) | 2003-06-05 |
TW535232B (en) | 2003-06-01 |
KR20030086989A (en) | 2003-11-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0665590B1 (en) | Process for manufacturing a microstructure | |
US5994750A (en) | Microstructure and method of forming the same | |
US5393375A (en) | Process for fabricating submicron single crystal electromechanical structures | |
US7875195B2 (en) | Thick porous anodic alumina films and nanowire arrays grown on a solid substrate | |
Meitl et al. | Transfer printing by kinetic control of adhesion to an elastomeric stamp | |
WO2001080286A2 (en) | Deposited thin films and their use in separation and sarcrificial layer applications | |
US7943491B2 (en) | Pattern transfer printing by kinetic control of adhesion to an elastomeric stamp | |
JP5701331B2 (en) | Pattern transfer printing with dynamic control of adhesion to elastomeric stamps | |
Ziaie et al. | Introduction to micro-/nanofabrication | |
US6013573A (en) | Method of manufacturing an air bridge type structure for supporting a micro-structure | |
Sun et al. | Three-dimensional micromachining for microsystems by confined etchant layer technique | |
JPWO2008088068A1 (en) | Microstructure manufacturing method, microstructure and microdevice | |
WO2002064495A2 (en) | Enhanced sacrificial layer etching technique for microstructure release | |
US20030104752A1 (en) | Method of forming a small gap and its application to the fabrication of a lateral fed | |
US7240428B2 (en) | Method for making probes for atomic force microscopy | |
JPH08102544A (en) | Micromachine with metallic anodized film | |
KR102265047B1 (en) | Structure for device with integrated microelectromechanical systems | |
KR102453534B1 (en) | Method for manufacturing fine pattern and fine pattern manufactured by the same | |
CN101311105B (en) | Nano beam structure produced using no-electrode electrochemical corrosion self-stop and method thereof | |
JP3491941B2 (en) | Manufacturing method of microstructure | |
EP1544865B1 (en) | A method for making probes for atomic force microscopy | |
KR101960589B1 (en) | Method of wet bulk patterning and etching composition for the same | |
WO2023094673A1 (en) | Fabrication method for a thin-film layer on a substrate | |
CN117105167A (en) | Manufacturing method of MEMS torsion mirror array | |
Kafumbe et al. | Operational process for manufacturing a MEMS micro-cantilever system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020037009865 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 1020037009865 Country of ref document: KR |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
WWR | Wipo information: refused in national office |
Ref document number: 1020037009865 Country of ref document: KR |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |