WO2002033825A3 - Method for producing a module, and a module produced using said method - Google Patents
Method for producing a module, and a module produced using said method Download PDFInfo
- Publication number
- WO2002033825A3 WO2002033825A3 PCT/DE2001/003976 DE0103976W WO0233825A3 WO 2002033825 A3 WO2002033825 A3 WO 2002033825A3 DE 0103976 W DE0103976 W DE 0103976W WO 0233825 A3 WO0233825 A3 WO 0233825A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- module
- producing
- produced
- processor
- logic unit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
Abstract
The invention relates to a method for producing a module comprising a programmable logic unit (3) whose serial interface (6) is connected to a port (5) of a processor (2). A loading program (8) is loaded into the program memory (7) of the processor (2). Said loading program emulates the transmission protocol of the serial interface (6) and programs the logic unit (3).
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10051807.9 | 2000-10-18 | ||
DE10051807A DE10051807A1 (en) | 2000-10-18 | 2000-10-18 | Method for producing an assembly and assembly produced using the method |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002033825A2 WO2002033825A2 (en) | 2002-04-25 |
WO2002033825A3 true WO2002033825A3 (en) | 2003-05-22 |
Family
ID=7660313
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DE2001/003976 WO2002033825A2 (en) | 2000-10-18 | 2001-10-18 | Method for producing a module, and a module produced using said method |
Country Status (2)
Country | Link |
---|---|
DE (1) | DE10051807A1 (en) |
WO (1) | WO2002033825A2 (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1997049042A1 (en) * | 1996-06-21 | 1997-12-24 | Organic Systems, Inc. | Dynamically reconfigurable hardware system for real-time control of processes |
US6028445A (en) * | 1997-12-30 | 2000-02-22 | Xilinx, Inc. | Decoder structure and method for FPGA configuration |
US6092123A (en) * | 1997-07-17 | 2000-07-18 | International Business Machines Corporation | Method and apparatus for changing functions of a hardware device using two or more communication channels |
US6134707A (en) * | 1996-11-14 | 2000-10-17 | Altera Corporation | Apparatus and method for in-system programming of integrated circuits containing programmable elements |
-
2000
- 2000-10-18 DE DE10051807A patent/DE10051807A1/en not_active Withdrawn
-
2001
- 2001-10-18 WO PCT/DE2001/003976 patent/WO2002033825A2/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1997049042A1 (en) * | 1996-06-21 | 1997-12-24 | Organic Systems, Inc. | Dynamically reconfigurable hardware system for real-time control of processes |
US6134707A (en) * | 1996-11-14 | 2000-10-17 | Altera Corporation | Apparatus and method for in-system programming of integrated circuits containing programmable elements |
US6092123A (en) * | 1997-07-17 | 2000-07-18 | International Business Machines Corporation | Method and apparatus for changing functions of a hardware device using two or more communication channels |
US6028445A (en) * | 1997-12-30 | 2000-02-22 | Xilinx, Inc. | Decoder structure and method for FPGA configuration |
Also Published As
Publication number | Publication date |
---|---|
WO2002033825A2 (en) | 2002-04-25 |
DE10051807A1 (en) | 2002-05-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2003025721A3 (en) | Microcontroller with configurable onboard boot-ram | |
WO2003073314A3 (en) | Method and system for integrating cores in fpga-based system-on-chip (soc) | |
WO2003073265A3 (en) | METHOD AND SYSTEM FOR CREATING A CUSTOMIZED SUPPORT PACKAGE FOR AN FPGA-BASED SYSTEM-ON-CHIP (SoC) | |
WO2002054158A3 (en) | Programmable timer module system | |
AU2002332107A1 (en) | Method, system, and program for configuring system resources | |
WO2001061525A3 (en) | Reconfigurable logic for a computer | |
WO2002015473A3 (en) | In circuit serial programming of default configuration | |
GB2368682B (en) | Method, system and program products for automatically configuring clusters of a computing environment | |
WO2004051489A3 (en) | Embedded transport acceleration architecture | |
WO2003019391A3 (en) | A general input/output architecture protocol and related methods to manage data integrity | |
CA2471821A1 (en) | Microcapsules having multiple shells and method for the preparation thereof | |
WO2004042562A3 (en) | Pipeline accelerator and related system and method | |
AU6396000A (en) | Method and apparatus, and computer program for producing filter coefficients forequalizers | |
WO2003032622A3 (en) | Video tripwire | |
CA2243607A1 (en) | Autonomous radio telemetry | |
EP1231771A3 (en) | Data output system, output control terminal, program to be applied to output control terminal, and data output method | |
WO2003034206A3 (en) | Host network interface device and drive network interface device | |
EP1168120A3 (en) | Method and device for serial data transmission between a position measuring system and a processing unit | |
WO2005043275A3 (en) | Fpga boot-up over a network | |
AU2002304071A1 (en) | Automatic knowledge creating method, automatic knowledge creating system, automatic knowledge creating program, automatic designing method and automatic designing system | |
EP1270597A4 (en) | Cellulose acetate and process for producing the same | |
WO2002033825A3 (en) | Method for producing a module, and a module produced using said method | |
WO2001027753A3 (en) | Method and apparatus for loading software into a plurality of processors | |
AU2002212702A1 (en) | Parallel operation device, entertainment device, operating method, computer program, and semiconductor device | |
CA2385250A1 (en) | Method for setting up a dialysis treatment in a dialysis machine |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
122 | Ep: pct application non-entry in european phase |