WO2002017490A3 - Synchronizing circuit for complementary signals - Google Patents

Synchronizing circuit for complementary signals Download PDF

Info

Publication number
WO2002017490A3
WO2002017490A3 PCT/US2001/026420 US0126420W WO0217490A3 WO 2002017490 A3 WO2002017490 A3 WO 2002017490A3 US 0126420 W US0126420 W US 0126420W WO 0217490 A3 WO0217490 A3 WO 0217490A3
Authority
WO
WIPO (PCT)
Prior art keywords
synchronizing
synchronizing circuit
complementary signals
active elements
input signal
Prior art date
Application number
PCT/US2001/026420
Other languages
French (fr)
Other versions
WO2002017490A2 (en
Inventor
David E Fulkerson
Original Assignee
Honeywell Int Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Int Inc filed Critical Honeywell Int Inc
Publication of WO2002017490A2 publication Critical patent/WO2002017490A2/en
Publication of WO2002017490A3 publication Critical patent/WO2002017490A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/151—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with two complementary outputs

Abstract

A synchronization circuit is disclosed that helps synchronize true and complement input signals over a wide range of environmental and process conditions. This is preferably accomplished by synchronizing the input signals with active elements, wherein the active elements slow down the leading input signal and/or speeding up the lagging input signal to produce a synchronized output signal. Two or more of these synchronizing circuites may be used to provide synchronized complementary output signals, if desired.
PCT/US2001/026420 2000-08-24 2001-08-23 Synchronizing circuit for complementary signals WO2002017490A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US64522600A 2000-08-24 2000-08-24
US09/645,226 2000-08-24

Publications (2)

Publication Number Publication Date
WO2002017490A2 WO2002017490A2 (en) 2002-02-28
WO2002017490A3 true WO2002017490A3 (en) 2003-02-27

Family

ID=24588152

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/026420 WO2002017490A2 (en) 2000-08-24 2001-08-23 Synchronizing circuit for complementary signals

Country Status (1)

Country Link
WO (1) WO2002017490A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11799268B2 (en) 2020-08-24 2023-10-24 Geoff W. Taylor Semiconductor integrated circuit and methodology for making same

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60123129A (en) * 1983-12-06 1985-07-01 Nec Corp Clock generating circuit
EP0310232A2 (en) * 1987-09-30 1989-04-05 Kabushiki Kaisha Toshiba Complementary signal output circuit
EP0675596A2 (en) * 1994-03-30 1995-10-04 Nec Corporation Clock driver circuit
JPH0851347A (en) * 1994-08-05 1996-02-20 Nippon Telegr & Teleph Corp <Ntt> Phase matching circuit
US5852378A (en) * 1997-02-11 1998-12-22 Micron Technology, Inc. Low-skew differential signal converter
EP0957582A1 (en) * 1998-05-13 1999-11-17 Siemens Aktiengesellschaft Circuit for generating complementary signals

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60123129A (en) * 1983-12-06 1985-07-01 Nec Corp Clock generating circuit
EP0310232A2 (en) * 1987-09-30 1989-04-05 Kabushiki Kaisha Toshiba Complementary signal output circuit
EP0675596A2 (en) * 1994-03-30 1995-10-04 Nec Corporation Clock driver circuit
JPH0851347A (en) * 1994-08-05 1996-02-20 Nippon Telegr & Teleph Corp <Ntt> Phase matching circuit
US5852378A (en) * 1997-02-11 1998-12-22 Micron Technology, Inc. Low-skew differential signal converter
EP0957582A1 (en) * 1998-05-13 1999-11-17 Siemens Aktiengesellschaft Circuit for generating complementary signals

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 009, no. 280 (E - 356) 8 November 1985 (1985-11-08) *
PATENT ABSTRACTS OF JAPAN vol. 1996, no. 06 28 June 1996 (1996-06-28) *

Also Published As

Publication number Publication date
WO2002017490A2 (en) 2002-02-28

Similar Documents

Publication Publication Date Title
WO2003054686A3 (en) Method and system for synchronization of content rendering
WO2002029974A3 (en) Synchornized mutli-output digital clock manager
WO2003047107A3 (en) Core sync module
WO2002019550A3 (en) Digital-data receiver synchronization method and apparatus
EP1499046A3 (en) Precision timing generator system and method
MXPA04004338A (en) Communications in an asynchronous wireless network.
CA2001018A1 (en) Power conservation method and apparatus for a portion of a synchronous information signal
WO1996031033A3 (en) System for providing a predetermined timing relation between inputting and outputting of data; transmitter and receiver for such a system
AU2003265818A1 (en) Synchronous mirror delay (smd) circuit and method including a ring oscillator for timing coarse and fine delay intervals
AU5513998A (en) Clock vernier adjustment
WO2003049277A3 (en) Non-linear phase detector
EP1143621A3 (en) Digital phase control circuit
MY136765A (en) Electronic alignment system for a television signal tuner
WO2001059550A3 (en) A secure asynchronous clock multiplexer
WO2002027990A3 (en) Method for effecting the controlled synchronization on an unstable clock pulse system, and a corresponding receiving unit
CA2196998A1 (en) Integrable clock obtaining circuit
EP0235303A4 (en) System for adjusting clock phase.
WO2002017490A3 (en) Synchronizing circuit for complementary signals
CA2021847A1 (en) Radiotelephone system
AU7085598A (en) Resonator having a selection circuit for selecting a resonance mode
EP1223698A3 (en) Method and compensation module for phase compensation of clock signals
EP0962851A3 (en) Timing circuit utilizing a clock tree as a delay device
WO2002051003A3 (en) Generating two signals having a mutual phase difference of 90°
WO2002029975A3 (en) Digital phase shifter
WO2002013201A3 (en) Circuit and method for multi-phase alignment

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CA JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP