WO2002003596A3 - A method of providing and enabling a dynamic and scaleable system architecture for a computer system - Google Patents

A method of providing and enabling a dynamic and scaleable system architecture for a computer system Download PDF

Info

Publication number
WO2002003596A3
WO2002003596A3 PCT/US2001/040822 US0140822W WO0203596A3 WO 2002003596 A3 WO2002003596 A3 WO 2002003596A3 US 0140822 W US0140822 W US 0140822W WO 0203596 A3 WO0203596 A3 WO 0203596A3
Authority
WO
WIPO (PCT)
Prior art keywords
computer system
interface specification
new function
compatible
enabling
Prior art date
Application number
PCT/US2001/040822
Other languages
French (fr)
Other versions
WO2002003596A2 (en
Inventor
Harold Aaron Ludtke
Original Assignee
Sony Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Electronics Inc filed Critical Sony Electronics Inc
Priority to AU2001265409A priority Critical patent/AU2001265409A1/en
Publication of WO2002003596A2 publication Critical patent/WO2002003596A2/en
Publication of WO2002003596A3 publication Critical patent/WO2002003596A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/445—Program loading or initiating
    • G06F9/44521—Dynamic linking or loading; Link editing at or after load time, e.g. Java class loading

Abstract

A method of providing and enabling a dynamic and scalable system architecture for a computer system (200) is disclosed. The method is executed on a computer system having a processor (204), a computer readable memory (206), and an adapter (222) for receiving a module that will add functionality to the computer system. The processor (204) is coupled to the computer readable memory (206) and to the adapter (222). The method is implemented on the computer system (200) by storing program instructions on the memory (206) and executing them via the processor (204) in conjunction with other components of the computer system. The method comprises several steps, starting a first step of detecting the availability of a new function. Next, an input interface specification (214) and an output interface specification (218) for the new function is received by the computer system. In the next step, it is determined whether a first available function has an output interface specification (218) that is compatible with the input interface specification (214) for the new function, and whether a second available function has an input interface specification (214) that is compatible with the output interface specification (218) for the new function. The new function is then selectively enabled if the interface specifications are compatible.
PCT/US2001/040822 2000-06-30 2001-05-31 A method of providing and enabling a dynamic and scaleable system architecture for a computer system WO2002003596A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2001265409A AU2001265409A1 (en) 2000-06-30 2001-05-31 A method of providing and enabling a dynamic and scaleable system architecture for a computer system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/608,037 2000-06-30
US09/608,037 US6675240B1 (en) 2000-06-30 2000-06-30 Method of providing and enabling a dynamic and scaleable system architecture for a computer system

Publications (2)

Publication Number Publication Date
WO2002003596A2 WO2002003596A2 (en) 2002-01-10
WO2002003596A3 true WO2002003596A3 (en) 2003-05-15

Family

ID=24434747

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/040822 WO2002003596A2 (en) 2000-06-30 2001-05-31 A method of providing and enabling a dynamic and scaleable system architecture for a computer system

Country Status (3)

Country Link
US (2) US6675240B1 (en)
AU (1) AU2001265409A1 (en)
WO (1) WO2002003596A2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6675240B1 (en) * 2000-06-30 2004-01-06 Sony Corporation Method of providing and enabling a dynamic and scaleable system architecture for a computer system
US7813823B2 (en) * 2006-01-17 2010-10-12 Sigmatel, Inc. Computer audio system and method
JP5032046B2 (en) * 2006-03-30 2012-09-26 株式会社東芝 Management device, output device, method and program
EP3207386B1 (en) * 2014-12-17 2018-09-12 Siemens Aktiengesellschaft Checking a functional module of an automation system

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5819107A (en) * 1994-05-27 1998-10-06 Microsoft Corporation Method for managing the assignment of device drivers in a computer system

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5892683A (en) * 1993-03-31 1999-04-06 Altera Coporation Program compatibility recognition for a programmable logic device
US5826043A (en) * 1995-06-07 1998-10-20 Ast Research, Inc. Docking station with serially accessed memory that is powered by a portable computer for identifying the docking station
KR100201953B1 (en) * 1996-01-15 1999-06-15 구자홍 Control apparatus and method for display data channel of monitor
US5822614A (en) * 1996-05-31 1998-10-13 Unisys Corporation Self-identifying peripheral device
JP3393789B2 (en) * 1997-05-20 2003-04-07 インターナショナル・ビジネス・マシーンズ・コーポレーション Information processing terminal
US6044087A (en) * 1997-06-30 2000-03-28 Sun Microsystems, Inc. Interface for a highly integrated ethernet network element
US6366876B1 (en) * 1997-09-29 2002-04-02 Sun Microsystems, Inc. Method and apparatus for assessing compatibility between platforms and applications
US6189050B1 (en) * 1998-05-08 2001-02-13 Compaq Computer Corporation Method and apparatus for adding or removing devices from a computer system without restarting
US6357003B1 (en) * 1998-10-21 2002-03-12 Silicon Graphics, Inc. Advanced firmware boot sequence x86 computer system that maintains legacy hardware and software compatibility
US6675240B1 (en) * 2000-06-30 2004-01-06 Sony Corporation Method of providing and enabling a dynamic and scaleable system architecture for a computer system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5819107A (en) * 1994-05-27 1998-10-06 Microsoft Corporation Method for managing the assignment of device drivers in a computer system

Also Published As

Publication number Publication date
US20040039861A1 (en) 2004-02-26
US6675240B1 (en) 2004-01-06
AU2001265409A1 (en) 2002-01-14
WO2002003596A2 (en) 2002-01-10
US6959347B2 (en) 2005-10-25

Similar Documents

Publication Publication Date Title
US8352577B2 (en) Method and apparatus for updating information on an embedded system
US8184026B2 (en) Mobile industry processor interface
WO2006011861A3 (en) Ambiguity resolution for predictive text entry
WO2000005637A3 (en) Streaming modules
WO2006047704A3 (en) Enhanced user assistance
WO2003067434A3 (en) Asf state determination using chipset-resident watchdog timer
CN112860256B (en) Visual configuration system and method for Linux kernel equipment tree
WO2003019318A3 (en) Processing module for a computer system device
US20060046562A1 (en) Apparatus for testing SATA port of motherboard
US6978119B2 (en) Fast connection establishment method for bluetooth device
US8458389B2 (en) Apparatus and method for converting protocol interface
CN101196812A (en) Method for script language calling multiple output parameter interface by component software system
WO2002003596A3 (en) A method of providing and enabling a dynamic and scaleable system architecture for a computer system
US20070156934A1 (en) High-speed PCI Interface System and A Reset Method Thereof
CN100518198C (en) Method for increasing handset starting response speed
WO2004095213A8 (en) Method and system of processing billing data
CN101355359A (en) Output circuit for FPGA clock signal and processing method thereof
US20070257892A1 (en) Data processing system and method for touch pad
CN115145722A (en) System and method for switching micro-service architecture and single architecture
CN114548028A (en) Method for low power design, electronic device and storage medium
WO2002099642A8 (en) A computer with fault-tolerant booting
CN1766864A (en) Calculator device having a USB connection
WO2002101349A3 (en) Device and method for converting a diagnostic interface to spi standard
JP3172617B2 (en) Logic description conversion apparatus and method, and logic synthesis method
CN100419682C (en) System and method for fast starting attachment memory of computer

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP