WO2001042996A3 - Design of photomasks for semiconductor device fabrication - Google Patents

Design of photomasks for semiconductor device fabrication Download PDF

Info

Publication number
WO2001042996A3
WO2001042996A3 PCT/US2000/033146 US0033146W WO0142996A3 WO 2001042996 A3 WO2001042996 A3 WO 2001042996A3 US 0033146 W US0033146 W US 0033146W WO 0142996 A3 WO0142996 A3 WO 0142996A3
Authority
WO
WIPO (PCT)
Prior art keywords
modified
shape
semiconductor device
layout
shapes
Prior art date
Application number
PCT/US2000/033146
Other languages
French (fr)
Other versions
WO2001042996A2 (en
Inventor
Scott M Mansfield
Lars W Liebmann
Shahid Butt
Henning Haffner
Original Assignee
Infineon Technologies Corp
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Corp, Ibm filed Critical Infineon Technologies Corp
Publication of WO2001042996A2 publication Critical patent/WO2001042996A2/en
Publication of WO2001042996A3 publication Critical patent/WO2001042996A3/en

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F1/00Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
    • G03F1/36Masks having proximity correction features; Preparation thereof, e.g. optical proximity correction [OPC] design processes
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70425Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
    • G03F7/70433Layout for increasing efficiency or for compensating imaging errors, e.g. layout of exposure fields for reducing focus errors; Use of mask features for increasing efficiency or for compensating imaging errors
    • G03F7/70441Optical proximity correction [OPC]

Abstract

A semiconductor device can be fabricated using a photomask that has been modified using an assist feature design method based on normalized feature spacing. Before the device can be fabricated, a layout of original shapes is designed (402). For at least some of the original shapes, the width of the shape and a distance to at least one neighboring shape are measured (404). A modified shape can then be generated by moving edges of the original shape based on the width and distance measurements (406). This modification can be performed on some or all of the original shapes (408). For each of the modified shapes, a normalized space and correct number of assist features can be computed (410). The layout is then modified by adding the correct number of assist features in a space between the modified shape and the neighboring shape (412). This modified layout can then be used in producing a photomask, which can in turn be used to produce a semiconductor device.
PCT/US2000/033146 1999-12-13 2000-12-06 Design of photomasks for semiconductor device fabrication WO2001042996A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/460,034 US6421820B1 (en) 1999-12-13 1999-12-13 Semiconductor device fabrication using a photomask with assist features
US09/460,034 1999-12-13

Publications (2)

Publication Number Publication Date
WO2001042996A2 WO2001042996A2 (en) 2001-06-14
WO2001042996A3 true WO2001042996A3 (en) 2002-02-14

Family

ID=23827157

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/033146 WO2001042996A2 (en) 1999-12-13 2000-12-06 Design of photomasks for semiconductor device fabrication

Country Status (3)

Country Link
US (1) US6421820B1 (en)
TW (1) TW501179B (en)
WO (1) WO2001042996A2 (en)

Families Citing this family (78)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6737199B1 (en) * 2000-01-31 2004-05-18 Taiwan Semiconductor Manufacturing Company Using new pattern fracturing rules for optical proximity correction mask-making to improve critical dimension uniformity
US6760473B1 (en) * 2000-07-12 2004-07-06 Kla-Tencor Technologies Corporation Optical proximity correction serif measurement technique
JP4580529B2 (en) * 2000-09-26 2010-11-17 大日本印刷株式会社 Semiconductor circuit design pattern data correction method, photomask using corrected design pattern data, photomask inspection method, and photomask inspection pattern data preparation method
US6978437B1 (en) * 2000-10-10 2005-12-20 Toppan Photomasks, Inc. Photomask for eliminating antenna effects in an integrated circuit and integrated circuit manufacture with same
US6632576B2 (en) * 2000-12-30 2003-10-14 Intel Corporation Optical assist feature for two-mask exposure lithography
KR100457839B1 (en) * 2001-03-14 2004-11-18 에이에스엠엘 마스크툴즈 비.브이. An Optical Proximity Correction Method Utilizing Ruled Ladder Bars As Sub-Resolution Assist Features
DE10127547C1 (en) * 2001-06-05 2003-03-20 Infineon Technologies Ag Procedure for performing a rule-based OPC with simultaneous use of scatterbars
JP4615156B2 (en) * 2001-08-02 2011-01-19 富士通セミコンダクター株式会社 EXPOSURE METHOD USING EXPOSURE PATTERN COMPRISED WITH OPTICAL PROXIMITY, EXPOSURE DATA GENERATION APPARATUS FOR OPTICAL PROXIMITY CORRECTION, AND EXPOSURE APPARATUS FOR EXPOSURE DATA COMPACTED WITH OPTICAL PROXIMITY
DE10143723B4 (en) * 2001-08-31 2006-09-28 Infineon Technologies Ag A method for optimizing a layout for a mask for use in semiconductor fabrication
JP3592666B2 (en) * 2001-12-04 2004-11-24 株式会社東芝 Exposure mask pattern correction method, program, mask pattern formation method, and semiconductor device manufacturing method
US6670646B2 (en) 2002-02-11 2003-12-30 Infineon Technologies Ag Mask and method for patterning a semiconductor wafer
US7302672B2 (en) * 2002-07-12 2007-11-27 Cadence Design Systems, Inc. Method and system for context-specific mask writing
WO2004008245A2 (en) * 2002-07-12 2004-01-22 Cadence Design Systems, Inc. Method and system for context-specific mask inspection
JP2005533283A (en) * 2002-07-12 2005-11-04 ケイデンス デザイン システムズ インコーポレイテッド Method and system for context specific mask writing
JP4102728B2 (en) * 2002-07-26 2008-06-18 エーエスエムエル マスクツールズ ビー.ブイ. Automatic optical proximity correction (OPC) rule creation
US6934928B2 (en) * 2002-08-27 2005-08-23 Micron Technology, Inc. Method and apparatus for designing a pattern on a semiconductor surface
US6898779B2 (en) * 2002-08-28 2005-05-24 Micron Technology, Inc. Pattern generation on a semiconductor surface
US6854104B2 (en) 2002-11-27 2005-02-08 Lsi Logic Corporation First approximation for OPC significant speed-up
US6866987B2 (en) * 2003-02-20 2005-03-15 Headway Technologies, Inc. Resolution and process window improvement using lift-off
US7001693B2 (en) * 2003-02-28 2006-02-21 International Business Machines Corporation Binary OPC for assist feature layout optimization
US6964032B2 (en) * 2003-02-28 2005-11-08 International Business Machines Corporation Pitch-based subresolution assist feature design
SG144723A1 (en) * 2003-06-30 2008-08-28 Asml Masktools Bv A method, program product and apparatus for generating assist features utilizing an image field map
US7024638B2 (en) * 2003-07-14 2006-04-04 Cadence Design Systems, Inc. Method for creating patterns for producing integrated circuits
US20050015233A1 (en) * 2003-07-17 2005-01-20 International Business Machines Corporation Method for computing partially coherent aerial imagery
DE10353798A1 (en) * 2003-11-13 2005-06-23 Infineon Technologies Ag A method of generating an aberration avoiding mask layout for a mask
US7325222B2 (en) * 2004-03-12 2008-01-29 Lsi Logic Corporation Method and apparatus for verifying the post-optical proximity corrected mask wafer image sensitivity to reticle manufacturing errors
DE102004047263B4 (en) * 2004-09-24 2010-04-22 Qimonda Ag A method of generating an aberration avoiding mask layout for a mask
US7788628B1 (en) * 2006-01-11 2010-08-31 Olambda, Inc. Computational efficiency in photolithographic process simulation
US7640522B2 (en) * 2006-01-14 2009-12-29 Tela Innovations, Inc. Method and system for placing layout objects in a standard-cell layout
US8653857B2 (en) 2006-03-09 2014-02-18 Tela Innovations, Inc. Circuitry and layouts for XOR and XNOR logic
US8225261B2 (en) 2006-03-09 2012-07-17 Tela Innovations, Inc. Methods for defining contact grid in dynamic array architecture
US8839175B2 (en) 2006-03-09 2014-09-16 Tela Innovations, Inc. Scalable meta-data objects
US7943967B2 (en) 2006-03-09 2011-05-17 Tela Innovations, Inc. Semiconductor device and associated layouts including diffusion contact placement restriction based on relation to linear conductive segments
US8245180B2 (en) 2006-03-09 2012-08-14 Tela Innovations, Inc. Methods for defining and using co-optimized nanopatterns for integrated circuit design and apparatus implementing same
US8658542B2 (en) 2006-03-09 2014-02-25 Tela Innovations, Inc. Coarse grid design methods and structures
US8247846B2 (en) 2006-03-09 2012-08-21 Tela Innovations, Inc. Oversized contacts and vias in semiconductor chip defined by linearly constrained topology
US7763534B2 (en) 2007-10-26 2010-07-27 Tela Innovations, Inc. Methods, structures and designs for self-aligning local interconnects used in integrated circuits
US7956421B2 (en) 2008-03-13 2011-06-07 Tela Innovations, Inc. Cross-coupled transistor layouts in restricted gate level layout architecture
US9563733B2 (en) 2009-05-06 2017-02-07 Tela Innovations, Inc. Cell circuit and layout with linear finfet structures
US7932545B2 (en) 2006-03-09 2011-04-26 Tela Innovations, Inc. Semiconductor device and associated layouts including gate electrode level region having arrangement of six linear conductive segments with side-to-side spacing less than 360 nanometers
US7446352B2 (en) 2006-03-09 2008-11-04 Tela Innovations, Inc. Dynamic array architecture
US8541879B2 (en) 2007-12-13 2013-09-24 Tela Innovations, Inc. Super-self-aligned contacts and method for making the same
US9009641B2 (en) 2006-03-09 2015-04-14 Tela Innovations, Inc. Circuits with linear finfet structures
US8448102B2 (en) 2006-03-09 2013-05-21 Tela Innovations, Inc. Optimizing layout of irregular structures in regular layout context
US8225239B2 (en) 2006-03-09 2012-07-17 Tela Innovations, Inc. Methods for defining and utilizing sub-resolution features in linear topology
US9230910B2 (en) 2006-03-09 2016-01-05 Tela Innovations, Inc. Oversized contacts and vias in layout defined by linearly constrained topology
US9035359B2 (en) 2006-03-09 2015-05-19 Tela Innovations, Inc. Semiconductor chip including region including linear-shaped conductive structures forming gate electrodes and having electrical connection areas arranged relative to inner region between transistors of different types and associated methods
US8286107B2 (en) 2007-02-20 2012-10-09 Tela Innovations, Inc. Methods and systems for process compensation technique acceleration
US7979829B2 (en) 2007-02-20 2011-07-12 Tela Innovations, Inc. Integrated circuit cell library with cell-level process compensation technique (PCT) application and associated methods
US8667443B2 (en) 2007-03-05 2014-03-04 Tela Innovations, Inc. Integrated circuit cell library for multiple patterning
US7888705B2 (en) 2007-08-02 2011-02-15 Tela Innovations, Inc. Methods for defining dynamic array section with manufacturing assurance halo and apparatus implementing the same
KR100837567B1 (en) * 2007-05-10 2008-06-11 동부일렉트로닉스 주식회사 A layout method for mask
US7785946B2 (en) 2007-09-25 2010-08-31 Infineon Technologies Ag Integrated circuits and methods of design and manufacture thereof
US8039203B2 (en) * 2007-09-25 2011-10-18 Infineon Technologies Ag Integrated circuits and methods of design and manufacture thereof
US8453094B2 (en) 2008-01-31 2013-05-28 Tela Innovations, Inc. Enforcement of semiconductor structure regularity for localized transistors and interconnect
US7939443B2 (en) 2008-03-27 2011-05-10 Tela Innovations, Inc. Methods for multi-wire routing and apparatus implementing same
KR101749351B1 (en) 2008-07-16 2017-06-20 텔라 이노베이션스, 인코포레이티드 Methods for cell phasing and placement in dynamic array architecture and implementation of the same
US9122832B2 (en) 2008-08-01 2015-09-01 Tela Innovations, Inc. Methods for controlling microloading variation in semiconductor wafer layout and fabrication
KR101113326B1 (en) * 2009-07-01 2012-03-13 주식회사 하이닉스반도체 Method of fabricating assist feature in photomask
US8661392B2 (en) 2009-10-13 2014-02-25 Tela Innovations, Inc. Methods for cell boundary encroachment and layouts implementing the Same
US9159627B2 (en) 2010-11-12 2015-10-13 Tela Innovations, Inc. Methods for linewidth modification and apparatus implementing the same
CN102478761B (en) * 2010-11-25 2014-01-22 无锡华润上华半导体有限公司 Photomask manufacturing method and system
US9186848B2 (en) 2013-03-22 2015-11-17 Markforged, Inc. Three dimensional printing of composite reinforced structures
US9156205B2 (en) * 2013-03-22 2015-10-13 Markforged, Inc. Three dimensional printer with composite filament fabrication
US10953609B1 (en) 2013-03-22 2021-03-23 Markforged, Inc. Scanning print bed and part height in 3D printing
US10682844B2 (en) 2013-03-22 2020-06-16 Markforged, Inc. Embedding 3D printed fiber reinforcement in molded articles
US9579851B2 (en) 2013-03-22 2017-02-28 Markforged, Inc. Apparatus for fiber reinforced additive manufacturing
US9186846B1 (en) 2013-03-22 2015-11-17 Markforged, Inc. Methods for composite filament threading in three dimensional printing
US9694544B2 (en) 2013-03-22 2017-07-04 Markforged, Inc. Methods for fiber reinforced additive manufacturing
EP2976205B1 (en) 2013-03-22 2020-11-18 Markforged, Inc. Three dimensional printing
US9126365B1 (en) 2013-03-22 2015-09-08 Markforged, Inc. Methods for composite filament fabrication in three dimensional printing
US9688028B2 (en) 2013-03-22 2017-06-27 Markforged, Inc. Multilayer fiber reinforcement design for 3D printing
US11237542B2 (en) 2013-03-22 2022-02-01 Markforged, Inc. Composite filament 3D printing using complementary reinforcement formations
US9815268B2 (en) 2013-03-22 2017-11-14 Markforged, Inc. Multiaxis fiber reinforcement for 3D printing
US9149988B2 (en) 2013-03-22 2015-10-06 Markforged, Inc. Three dimensional printing
EP3130444B1 (en) 2013-06-05 2020-04-01 Markforged, Inc. Method for fiber reinforced additive manufacturing
CN104090468B (en) * 2014-07-31 2019-10-22 上海华力微电子有限公司 Expose the optimization method of secondary graphics
US10061301B2 (en) * 2015-12-21 2018-08-28 Palo Alto Research Center Incorporated Toolpath planning process for conductive materials

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5537648A (en) * 1994-08-15 1996-07-16 International Business Machines Corporation Geometric autogeneration of "hard" phase-shift designs for VLSI

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2862183B2 (en) * 1989-04-28 1999-02-24 富士通株式会社 Manufacturing method of mask
US5362591A (en) * 1989-10-09 1994-11-08 Hitachi Ltd. Et Al. Mask having a phase shifter and method of manufacturing same
JP3245882B2 (en) * 1990-10-24 2002-01-15 株式会社日立製作所 Pattern forming method and projection exposure apparatus
US5242770A (en) 1992-01-16 1993-09-07 Microunity Systems Engineering, Inc. Mask for photolithography
US5536604A (en) * 1992-07-17 1996-07-16 Kabushiki Kaisha Toshiba Exposure mask
US5256505A (en) 1992-08-21 1993-10-26 Microunity Systems Engineering Lithographical mask for controlling the dimensions of resist patterns
JPH06123963A (en) * 1992-08-31 1994-05-06 Sony Corp Exposure mask and exposing method
US5416722A (en) * 1992-11-19 1995-05-16 Vlsi Technology, Inc. System and method for compacting integrated circuit layouts
US5447810A (en) 1994-02-09 1995-09-05 Microunity Systems Engineering, Inc. Masks for improved lithographic patterning for off-axis illumination lithography
US5468578A (en) * 1994-09-26 1995-11-21 Micron Technology, Inc. Method of making masks for phase shifting lithography to avoid phase conflicts
US5472814A (en) * 1994-11-17 1995-12-05 International Business Machines Corporation Orthogonally separated phase shifted and unphase shifted mask patterns for image improvement
US5663893A (en) 1995-05-03 1997-09-02 Microunity Systems Engineering, Inc. Method for generating proximity correction features for a lithographic mask pattern
JP2917879B2 (en) 1995-10-31 1999-07-12 日本電気株式会社 Photomask and manufacturing method thereof
JP3934719B2 (en) * 1995-12-22 2007-06-20 株式会社東芝 Optical proximity correction method
US6269472B1 (en) * 1996-02-27 2001-07-31 Lsi Logic Corporation Optical proximity correction method and apparatus
US5705301A (en) 1996-02-27 1998-01-06 Lsi Logic Corporation Performing optical proximity correction with the aid of design rule checkers
US5723233A (en) 1996-02-27 1998-03-03 Lsi Logic Corporation Optical proximity correction method and apparatus
US5862058A (en) * 1996-05-16 1999-01-19 International Business Machines Corporation Optical proximity correction method and system
US5707765A (en) 1996-05-28 1998-01-13 Microunity Systems Engineering, Inc. Photolithography mask using serifs and method thereof
US5740068A (en) 1996-05-30 1998-04-14 International Business Machines Corporation Fidelity enhancement of lithographic and reactive-ion-etched images by optical proximity correction
JP3539652B2 (en) 1996-08-28 2004-07-07 シャープ株式会社 Photomask manufacturing method
US5789117A (en) * 1996-12-02 1998-08-04 Taiwan Semiconductor Manufacturing Company, Ltd. Transfer method for non-critical photoresist patterns
US5821014A (en) 1997-02-28 1998-10-13 Microunity Systems Engineering, Inc. Optical proximity correction method for intermediate-pitch features using sub-resolution scattering bars on a mask
JP2988417B2 (en) * 1997-02-28 1999-12-13 日本電気株式会社 Photo mask
US5920487A (en) 1997-03-03 1999-07-06 Motorola Inc. Two dimensional lithographic proximity correction using DRC shape functions
US5900340A (en) 1997-03-03 1999-05-04 Motorola, Inc. One dimensional lithographic proximity correction using DRC shape functions
US6282696B1 (en) * 1997-08-15 2001-08-28 Lsi Logic Corporation Performing optical proximity correction with the aid of design rule checkers
TW486753B (en) * 1997-08-22 2002-05-11 Toshiba Corp Method for aligning pattern of optical mask and optical mask used in the method
US6178360B1 (en) * 1998-02-05 2001-01-23 Micron Technology, Inc. Methods and apparatus for determining optimum exposure threshold for a given photolithographic model
US6218057B1 (en) * 1999-04-16 2001-04-17 Lucent Technologies Inc. Lithographic process having sub-wavelength resolution
US6127071A (en) * 1999-06-22 2000-10-03 International Business Machines Corporation Serif mask design for correcting severe corner rounding and line end shortening in lithography
US6194104B1 (en) * 1999-10-12 2001-02-27 Taiwan Semiconductor Manufacturing Company Optical proximity correction (OPC) method for improving lithography process window

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5537648A (en) * 1994-08-15 1996-07-16 International Business Machines Corporation Geometric autogeneration of "hard" phase-shift designs for VLSI

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
TAE-SEUNG EOM ET AL.: "Comparison Study of Mask Error Effects for Various Mask Making Processes", PROC. OF THE SPIE 19TH ANNUAL SYMPOSIUM ON PHOTOMASK TECHNOLOGY, vol. 3873, 15 September 1999 (1999-09-15) - 17 September 1999 (1999-09-17), pages 734 - 745, XP000926305 *

Also Published As

Publication number Publication date
WO2001042996A2 (en) 2001-06-14
TW501179B (en) 2002-09-01
US6421820B1 (en) 2002-07-16

Similar Documents

Publication Publication Date Title
WO2001042996A3 (en) Design of photomasks for semiconductor device fabrication
EP0820100A3 (en) Semiconductor device and manufacturing method for the same, basic cell library and manufacturing method for the same, and mask
US20180203342A1 (en) Mask pattern correction method
EP1130472A3 (en) Exposure method, method of production of density filter, and exposure apparatus
WO2000036525A3 (en) Mechanisms for making and inspecting reticles
EP0391636A3 (en) Method of correcting proximity effects
WO2005081910A3 (en) Generalization of the photo process window and its application to opc test pattern design
EP1241523A4 (en) Photomask, method of producing photomask
TW200627510A (en) A method and a system for producing a pattern on a substrate
US20120040276A1 (en) Method of forming and using photolithography mask having a scattering bar structure
CN106950795A (en) The forming method of secondary graphics
WO2004109753A3 (en) Methods and apparatus for defining power grid structures having diagonal stripes
CN108776421B (en) Manufacturing method of test mask
EP1130467A3 (en) Photo mask pattern designing method, resist pattern fabricating method and semiconductor device manufacturing method
FR2808921B1 (en) SEMICONDUCTOR DEVICE HAVING A TRIPLE BOX STRUCTURE AND MANUFACTURING METHOD
KR980005342A (en) Mask data preparation method and mask for electron beam exposure apparatus
CN100592494C (en) Method for correcting layout design for correcting metallic coating of contact hole
EP0986094A3 (en) Exposure method and device manufacturing method using the same
EP1035434A3 (en) Photomask with unresolved auxiliary patterns
US6800403B2 (en) Techniques to characterize iso-dense effects for microdevice manufacture
EP1191399A3 (en) Method of and apparatus for designing EB mask
TW200518185A (en) Measuring the effect of flare on line width
WO2003050617A3 (en) Method of enhancing clear field phase shift masks by adding parallel line to phase 0 region
CN109116675A (en) Improve the OPC modification method of hot spot process window
TW200509199A (en) Method and apparatus for manufacturing multiple circuit patterns using a multiple project mask

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP