WO2001029890A2 - Method relating to anodic bonding - Google Patents
Method relating to anodic bonding Download PDFInfo
- Publication number
- WO2001029890A2 WO2001029890A2 PCT/SE2000/002012 SE0002012W WO0129890A2 WO 2001029890 A2 WO2001029890 A2 WO 2001029890A2 SE 0002012 W SE0002012 W SE 0002012W WO 0129890 A2 WO0129890 A2 WO 0129890A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- bonding
- wafer
- silicon
- sections
- substrate
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01011—Sodium [Na]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
Definitions
- the present invention relates to a method of bonding at least a first member to a second silicon member through anodic bonding.
- EP 742 581 for example, relates to a method of making sealed cavities on silicon wafer surfaces by anodic bonding and with electrically insulated conductors through the sealing areas to connect functional devices inside the cavities to electrical terminals outside said cavities.
- the conductors are provided through the use of doped buried crossings in a single crystal silicon substrate, thereby also allowing production of different kinds of integrated silicon devices, e.g. sensors.
- Borosilicate glass plates are bonded onto a silicon (Si) wafer using so-called anodised bonding.
- a plate of glass is arranged on a Si wafer under an amount of pressure.
- the Si wafer and the glass are then heated up to some hundred degrees and a voltage is applied across the plates (glass and wafer) whereby the glass, which contains sodium (Na) ions migrate into the Si wafer, and a hermetic junction is obtained.
- the object intended to be bonded to Si must contain Na-ions. usually through doping a glass with Soda lime glass.
- borosilicate glass is that it matches the Si wafer characteristics, specially with respect to coefficient of expansion.
- the electrical connection path is from one of an outside wire bonding area via a first contact diffusion down to a buried conductor which crosses below the sealing area of the cavity, and via a second contact diffusion to a second aluminium interconnection line which establishes connections to two piezo-resistors.
- the main object of the present invention is to provide a method of providing a hermetical sealing between a first substrate and a silicon substrate.
- the initially mentioned method comprises the steps of selectively depositing on said first member at least one bondable section before bringing said first and second members together for anodic bonding.
- the first member is a glass wafer, specially a borosilicate glass wafer and said second wafer is a silicon wafer or the first member is a carrier wafer specially one of glass, ceramics or glass composite, such as LTCC (Low Temperature Cofired Ceramic) and said second wafer is a silicon wafer.
- the bondable section comprises a paste containing Na ions.
- the selective deposition is provided through screen printing or photo image forming.
- said bonding is hermetical.
- said first member comprises of a cover, that said second silicon member is a carrier for a functional device and said first member bonded to said second member provides a sealing for said functional device.
- a third member is arranged as a carrying member for supporting said second member.
- electrical connections are arranged out of said cover through said bonding sections and/or said third supporting member.
- connections through said bonding sections are arranged on one of said first, second or third members before applying the bonding paste.
- the bonding sections are provided on said first member.
- a method of selectively bonding a first member to a second silicon member through anodic bonding comprises the steps of: providing the said first and second members, arranging said first member with bonding sections in predetermined sections, arranging said first and second members in a contacting position, pressing and heating said first and second members in said contacting position, and applying a voltage to said first and second members.
- the second member is a silicon wafer comprising one or more active sections.
- the first member is a glass wafer provided with frames corresponding to said active sections.
- the invention also concerns a sensor comprising a lid, a silicon substrate and a carrying substrate, wherein said lid, silicon substrate and carrying substrate are bonded through the method f the invention.
- the invention also concerns a biological circuit hermetically connected to a substrate using the method f the invention.
- FIG. 1 schematically illustrates an arrangement produced according to the teachings of the invention
- Figs. 2a, 2b shows the wafers for anodic bonding process according to the invention in plan view
- Fig. 3 shows a cross-section along line III-III in figs. 2a and 2b, in a preassembled form
- Figs. 4a, 4b,4c are cross-sections through different schematic embodiments showing wiring according to the invention
- Fig. 5 is a cross-section through yet another embodiment
- Fig. 6 is a schematic cross-section through a device bonded according to another aspect of the invention.
- paste e.g. of thick or thin film is through, e.g. screen printing or photo image forming, with doping containing Na ions, provided with conductive and non conductive sections which are bondable through anodic bonding.
- the carrier section may be one of glass, ceramics or glass composite, such as LTCC (Low Temperature Cofired Ceramic).
- Fig. 1 is a cross section through a device 100, e.g. a sensor according to above mentioned sensor of EP 742 581.
- the device comprises a cover or lid 110, e.g. of borosilicate glass or other glass composition, a semiconducting wafer 120, a substrate 130, preferably a multi layer substrate including conductors 140 and vias 150 arranged therein and solder pads 160.
- the lid 110 is bonded to the Si wafer 120 through bonding areas 170a, provided in accordance with the teachings of the present invention.
- the substrate 130 is also bonded to the Si wafer 120 through bonding areas 170b, provided in accordance with the teachings of the present invention.
- the bonding areas 170 and 170b are provided as a paste on the lid 110 and carrier substrate 130, respectively, as closed frames through screen printing and/or photo image forming or the like.
- the electronic circuitry or functional devices 180 arranged on the silicon (Si) wafer 120 are connected to the conductors 140, e.g. through connections 185 via the Si wafer. It is also possible to arrange connections that pass the bonding paste of the connection areas 170a and/or 170b, which will be exemplified in the following embodiments.
- the electronic circuitry 180 is further connected to other circuits through solder pads 160.
- both the lid 110 and the substrate 130 can be provided with cavities 190a and 190b, respectively.
- Fig. 2a is a plane view of lid wafer 210 of glass on which a number of sealing frames 270 of a paste material containing Na-ions are printed, e.g. through screen printing.
- the frames provide a closed space building the cavities 290.
- functional devices 280 are realised on a Si wafer 220, which can be arranged on a carrying substrate 230 (fig. 3), which also is provided with bonding frames or sections 270b.
- Fig. 3 illustrates the moment before the glass wafer 210 of fig. 2a is bonded onto the Si wafer 220 of fig. 2b. After the bonding process packaged units are formed, and each unit is cut out later in a suitable way well known for a skilled person.
- the functional devices 280 may also be countersunk in the substrate 220 through micro-machining or the like depending on the application and/or the material of the substrate.
- the bonding process is performed in a known way, i.e. the Si wafer 220 and the lid glass wafer 210 or carrier 230 are combined and exposed to a pressure and heat up to a specific level, for example 350 °C (not limited) and then a voltage, e.g. 800 V (not limited), is applied through the stack comprising the Si wafer and the lid wafer and/or the carrier.
- a voltage e.g. 800 V (not limited
- a substrate 420a is provided with conductors 440a, e.g. through etching or the like. Then the paste 470a (thin film paste) applied onto the glass 410 is pressed on the substrate 420a.
- a thick-film paste 470b is applied through, e.g. screen printing onto the glass 410.
- Conductors 440b having substantially the same thickness as the paste are arranged through a suitable method on the substrate 430b, e.g. alumina.
- a so-called biological circuit 600 is connected to a substrate 610.
- the biological circuit comprises a conduit 601 for transporting fluid or gas. It is possible to connect and seal the circuit to an external substrate 610 of, e.g. LTCC of another circuit likewise provided with a conduit 611 using the teachings of the invention, i.e. arranging a ring shaped paste bonding means 620 and anodically bonding the circuit to the substrate or other circuits.
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/111,138 US6951797B1 (en) | 1999-10-19 | 2000-10-17 | Method relating to anodic bonding |
EP00973305A EP1234330A2 (en) | 1999-10-19 | 2000-10-17 | Method relating to anodic bonding |
AU11831/01A AU1183101A (en) | 1999-10-19 | 2000-10-17 | Method relating to anodic bonding |
JP2001531139A JP2003512723A (en) | 1999-10-19 | 2000-10-17 | Method for anodic bonding |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16041199P | 1999-10-19 | 1999-10-19 | |
US60/160,411 | 1999-10-19 | ||
SE9903798A SE522141C2 (en) | 1999-10-19 | 1999-10-19 | Bonding method for sensor and biological circuit, involves selectively depositing bondable section on a member before bonding the member with silicon member together for anodic bonding |
SE9903798-8 | 1999-10-19 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2001029890A2 true WO2001029890A2 (en) | 2001-04-26 |
WO2001029890A3 WO2001029890A3 (en) | 2001-09-07 |
Family
ID=26663664
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/SE2000/002012 WO2001029890A2 (en) | 1999-10-19 | 2000-10-17 | Method relating to anodic bonding |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP1234330A2 (en) |
JP (1) | JP2003512723A (en) |
AU (1) | AU1183101A (en) |
WO (1) | WO2001029890A2 (en) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002050888A2 (en) * | 2000-12-19 | 2002-06-27 | Harris Corporation | Method for making electronic devices including silicon and ltcc |
US7153759B2 (en) | 2004-04-20 | 2006-12-26 | Agency For Science Technology And Research | Method of fabricating microelectromechanical system structures |
US7192841B2 (en) | 2002-04-30 | 2007-03-20 | Agency For Science, Technology And Research | Method of wafer/substrate bonding |
GB2408145B (en) * | 2003-10-24 | 2007-06-06 | Miradia Inc | Method and system for hermetically sealing packages for optics |
US7259466B2 (en) | 2002-12-17 | 2007-08-21 | Finisar Corporation | Low temperature bonding of multilayer substrates |
GB2439403A (en) * | 2003-10-24 | 2007-12-27 | Miradia Inc | Hermetically sealed wafer level packaging for optical MEMS devices |
US7344956B2 (en) | 2004-12-08 | 2008-03-18 | Miradia Inc. | Method and device for wafer scale packaging of optical devices using a scribe and break process |
US7361593B2 (en) | 2002-12-17 | 2008-04-22 | Finisar Corporation | Methods of forming vias in multilayer substrates |
GB2443352A (en) * | 2003-10-24 | 2008-04-30 | Miradia Inc | Hermetically sealed wafer level packaging for optical MEMS devices |
GB2443573A (en) * | 2003-10-24 | 2008-05-07 | Miradia Inc | Hermetically sealed optoelectronic MEMS wafer level package |
US7473616B2 (en) * | 2004-12-23 | 2009-01-06 | Miradia, Inc. | Method and system for wafer bonding of structured substrates for electro-mechanical devices |
US7542195B2 (en) | 2005-05-31 | 2009-06-02 | Miradia Inc. | Triple alignment substrate method and structure for packaging devices |
US11827562B2 (en) | 2017-12-21 | 2023-11-28 | Schott Glass Technologies (Suzhou) Co. Ltd | Bondable glass and low auto-fluorescence article and method of making it |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011049324A (en) * | 2009-08-26 | 2011-03-10 | Seiko Instruments Inc | Anode boding method and method of manufacturing piezoelectric vibrator |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4291293A (en) * | 1978-09-27 | 1981-09-22 | Hitachi, Ltd. | Semiconductor absolute pressure transducer assembly and method |
US4746893A (en) * | 1985-01-31 | 1988-05-24 | Motorola, Inc. | Pressure transducer with sealed conductors |
EP0742581A2 (en) * | 1995-04-12 | 1996-11-13 | Sensonor A.S. | Sealed cavity arrangement |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0693972A (en) * | 1992-09-11 | 1994-04-05 | Seiko Epson Corp | Micropump and manufacture thereof |
JPH0786313A (en) * | 1993-09-09 | 1995-03-31 | Asahi Kasei Denshi Kk | Method for bonding compact element |
JPH07283419A (en) * | 1994-04-06 | 1995-10-27 | Nikon Corp | Semiconductor sensor and its manufacturing method |
JP3406940B2 (en) * | 1994-07-14 | 2003-05-19 | キヤノン株式会社 | Microstructure and method for forming the same |
JPH0918017A (en) * | 1995-06-30 | 1997-01-17 | Omron Corp | Semiconductor acceleration sensor and semiconductor pressure sensor |
JP3139339B2 (en) * | 1995-09-13 | 2001-02-26 | 株式会社村田製作所 | Vacuum sealing device and manufacturing method thereof |
JPH10200128A (en) * | 1997-01-16 | 1998-07-31 | Toyota Motor Corp | Manufacture of semiconductor sensor |
JPH10256285A (en) * | 1997-03-06 | 1998-09-25 | Toray Ind Inc | Manufacture of substrate with sealing frame body for semiconductor package and device there |
JP3654481B2 (en) * | 1997-06-05 | 2005-06-02 | 独立行政法人理化学研究所 | Microreactor for biochemical reaction |
JPH11326366A (en) * | 1998-05-13 | 1999-11-26 | Murata Mfg Co Ltd | Semiconductor electronic component device and its manufacture |
-
2000
- 2000-10-17 JP JP2001531139A patent/JP2003512723A/en active Pending
- 2000-10-17 AU AU11831/01A patent/AU1183101A/en not_active Abandoned
- 2000-10-17 EP EP00973305A patent/EP1234330A2/en not_active Ceased
- 2000-10-17 WO PCT/SE2000/002012 patent/WO2001029890A2/en active Application Filing
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4291293A (en) * | 1978-09-27 | 1981-09-22 | Hitachi, Ltd. | Semiconductor absolute pressure transducer assembly and method |
US4746893A (en) * | 1985-01-31 | 1988-05-24 | Motorola, Inc. | Pressure transducer with sealed conductors |
EP0742581A2 (en) * | 1995-04-12 | 1996-11-13 | Sensonor A.S. | Sealed cavity arrangement |
Non-Patent Citations (2)
Title |
---|
DATABASE WPI Week 199522, Derwent Publications Ltd., London, GB; AN 1995-165182, XP002951410 & JP 7 086 313 A (ASAHI KASEI DENSHI KK) 31 March 1995 & PATENT ABSTRACTS OF JAPAN & JP 07 086 313 A (ASAHI KASEI DENSHI KK) * |
DATABASE WPI Week 199849, Derwent Publications Ltd., London, GB; AN 1998-574496, XP002951411 & JP 10 256 285 A (TORAY IND INC) 25 September 1998 & PATENT ABSTRACTS OF JAPAN & JP 10 256 285 A (TORAY IND INC) * |
Cited By (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002050888A3 (en) * | 2000-12-19 | 2003-08-07 | Harris Corp | Method for making electronic devices including silicon and ltcc |
US6809424B2 (en) * | 2000-12-19 | 2004-10-26 | Harris Corporation | Method for making electronic devices including silicon and LTCC and devices produced thereby |
US6987033B2 (en) | 2000-12-19 | 2006-01-17 | Harris Corporation | Method for making electronic devices including silicon and LTCC and devices produced thereby |
WO2002050888A2 (en) * | 2000-12-19 | 2002-06-27 | Harris Corporation | Method for making electronic devices including silicon and ltcc |
US7192841B2 (en) | 2002-04-30 | 2007-03-20 | Agency For Science, Technology And Research | Method of wafer/substrate bonding |
US7259466B2 (en) | 2002-12-17 | 2007-08-21 | Finisar Corporation | Low temperature bonding of multilayer substrates |
US7361593B2 (en) | 2002-12-17 | 2008-04-22 | Finisar Corporation | Methods of forming vias in multilayer substrates |
GB2439403B (en) * | 2003-10-24 | 2008-06-04 | Miradia Inc | Method and system for hermetically sealing packages for optics |
US7948000B2 (en) | 2003-10-24 | 2011-05-24 | Miradia Inc. | Method and system for hermetically sealing packages for optics |
GB2439403A (en) * | 2003-10-24 | 2007-12-27 | Miradia Inc | Hermetically sealed wafer level packaging for optical MEMS devices |
US8288851B2 (en) | 2003-10-24 | 2012-10-16 | Miradia Inc. | Method and system for hermetically sealing packages for optics |
GB2408145B (en) * | 2003-10-24 | 2007-06-06 | Miradia Inc | Method and system for hermetically sealing packages for optics |
GB2443352A (en) * | 2003-10-24 | 2008-04-30 | Miradia Inc | Hermetically sealed wafer level packaging for optical MEMS devices |
GB2443573A (en) * | 2003-10-24 | 2008-05-07 | Miradia Inc | Hermetically sealed optoelectronic MEMS wafer level package |
US8022520B2 (en) | 2003-10-24 | 2011-09-20 | Miradia Inc. | System for hermetically sealing packages for optics |
GB2443352B (en) * | 2003-10-24 | 2008-07-16 | Miradia Inc | Method and system for hermetically sealing packages for optics |
US7303645B2 (en) * | 2003-10-24 | 2007-12-04 | Miradia Inc. | Method and system for hermetically sealing packages for optics |
GB2443573B (en) * | 2003-10-24 | 2008-08-27 | Miradia Inc | Method and system for hermetically sealing packages for optics |
US7671461B2 (en) | 2003-10-24 | 2010-03-02 | Miradia Inc. | Method and system for hermetically sealing packages for optics |
CN100454535C (en) * | 2003-10-24 | 2009-01-21 | 米拉迪亚公司 | Method and system for hermetically sealing packages for optics |
US7405466B2 (en) | 2004-04-20 | 2008-07-29 | Agency For Science, Technology And Research | Method of fabricating microelectromechanical system structures |
US7153759B2 (en) | 2004-04-20 | 2006-12-26 | Agency For Science Technology And Research | Method of fabricating microelectromechanical system structures |
US7825519B2 (en) | 2004-12-08 | 2010-11-02 | Miradia Inc. | Method and device for wafer scale packaging of optical devices using a scribe and break process |
US7344956B2 (en) | 2004-12-08 | 2008-03-18 | Miradia Inc. | Method and device for wafer scale packaging of optical devices using a scribe and break process |
US9006878B2 (en) | 2004-12-08 | 2015-04-14 | Miradia Inc. | Method and device for wafer scale packaging of optical devices using a scribe and break process |
US7473616B2 (en) * | 2004-12-23 | 2009-01-06 | Miradia, Inc. | Method and system for wafer bonding of structured substrates for electro-mechanical devices |
US7542195B2 (en) | 2005-05-31 | 2009-06-02 | Miradia Inc. | Triple alignment substrate method and structure for packaging devices |
US11827562B2 (en) | 2017-12-21 | 2023-11-28 | Schott Glass Technologies (Suzhou) Co. Ltd | Bondable glass and low auto-fluorescence article and method of making it |
Also Published As
Publication number | Publication date |
---|---|
AU1183101A (en) | 2001-04-30 |
WO2001029890A3 (en) | 2001-09-07 |
JP2003512723A (en) | 2003-04-02 |
EP1234330A2 (en) | 2002-08-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4625561A (en) | Silicon capacitive pressure sensor and method of making | |
WO2001029890A2 (en) | Method relating to anodic bonding | |
US4701424A (en) | Hermetic sealing of silicon | |
US6759309B2 (en) | Micromachined structures including glass vias with internal conductive layers anodically bonded to silicon-containing substrates | |
US4639631A (en) | Electrostatically sealed piezoelectric device | |
US8021906B2 (en) | Hermetic sealing and electrical contacting of a microelectromechanical structure, and microsystem (MEMS) produced therewith | |
CA2024784C (en) | Stackable multilayer substrate for mounting integrated circuits | |
JPH022699A (en) | High density hybrid integrated circuit | |
KR20040052240A (en) | Electroluminescent device | |
US4485553A (en) | Method for manufacturing an integrated circuit device | |
JPH049727A (en) | Capacity type pressure sensor | |
US7361593B2 (en) | Methods of forming vias in multilayer substrates | |
JPH04307769A (en) | Electronic device and forming method thereof | |
US6951797B1 (en) | Method relating to anodic bonding | |
WO1988005959A1 (en) | Ceramic substrate with conductively-filled vias and method for producing | |
US8129255B2 (en) | Firm, insulating and electrically conducting connection of processed semiconductor wafers | |
EP0157590B1 (en) | Packaged electronic device | |
US5562837A (en) | Method for connecting electronic circuits in a multi-chip module having a co-fired substrate and multi-chip module obtained thereby | |
EP1436237B1 (en) | Bonding method and product | |
SE522141C2 (en) | Bonding method for sensor and biological circuit, involves selectively depositing bondable section on a member before bonding the member with silicon member together for anodic bonding | |
JPH06244307A (en) | Manufacture of low temperature firing multilayered ceramic circuit board | |
JPS635238Y2 (en) | ||
JPS635237Y2 (en) | ||
JP2000223530A (en) | Flip-chip bonded device and mounting method | |
JPH0794839A (en) | Circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ CZ DE DE DK DK DM DZ EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AE AG AL AM AT AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ CZ DE DE DK DK DM DZ EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
ENP | Entry into the national phase in: |
Ref country code: JP Ref document number: 2001 531139 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2000973305 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10111138 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 2000973305 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |