WO2000077275A1 - Method of processing films prior to chemical vapor deposition using electron beam processing - Google Patents
Method of processing films prior to chemical vapor deposition using electron beam processing Download PDFInfo
- Publication number
- WO2000077275A1 WO2000077275A1 PCT/US2000/015928 US0015928W WO0077275A1 WO 2000077275 A1 WO2000077275 A1 WO 2000077275A1 US 0015928 W US0015928 W US 0015928W WO 0077275 A1 WO0077275 A1 WO 0077275A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- electron beam
- dielectric layer
- chemical vapor
- substrate
- conducted
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/02—Pretreatment of the material to be coated
- C23C16/0209—Pretreatment of the material to be coated by heating
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/02—Pretreatment of the material to be coated
- C23C16/0254—Physical treatment to alter the texture of the surface, e.g. scratching or polishing
- C23C16/0263—Irradiation with laser or particle beam
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/02—Pretreatment of the material to be coated
- C23C16/0272—Deposition of sub-layers, e.g. to promote the adhesion of the main coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02118—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and oxygen
- H01L21/02216—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and oxygen the compound being a molecule comprising at least one silicon-oxygen bond and the compound having hydrogen or an organic group attached to the silicon or oxygen, e.g. a siloxane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02345—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to radiation, e.g. visible light
- H01L21/02351—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to radiation, e.g. visible light treatment by exposure to corpuscular radiation, e.g. exposure to electrons, alpha-particles, protons or ions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/3143—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers
- H01L21/3145—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers formed by deposition from a gas or vapour
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31608—Deposition of SiO2
- H01L21/31612—Deposition of SiO2 on a silicon body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/318—Inorganic layers composed of nitrides
- H01L21/3185—Inorganic layers composed of nitrides of siliconnitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76825—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by exposing the layer to particle radiation, e.g. ion implantation, irradiation with UV light or electrons etc.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to cured dielectric films and to a process for the treatment of the surface of such films to remove moisture and other contaminants therefrom. Such treatment is done by electron beam exposure of the dielectric surface in order to prepare it for a subsequent chemical vapor deposition of oxide, nitride or oxynitride layers. These films are useful in the manufacture of integrated circuits.
- the interconnects must be electrically insulated from each other except where designed to make electrical contact. Usually electrical insulation requires depositing dielectric films onto a surface. It is known in the art that a variety of resins are useful in the semiconductor fields to provide a dielectric coating to silicon wafers and other microelectronic devices. Such coatings protect the surface of substrates and form dielectric layers between electric conductors on integrated circuits. Semiconductor devices have multiple arrays of patterned interconnect levels that serve to electrically couple individual circuit elements thus forming the integrated circuit.
- Etch stop layers usually comprises an oxide, nitride or oxynitride film such as a silicon oxide film formed using chemical vapor deposition (CND) or plasma enhanced CND (PECND) techniques.
- CND chemical vapor deposition
- PECND plasma enhanced CND
- the invention also provides a process for producing a support for a microelectronic device which comprises:
- the invention further provides a A support for a microelectronic device which comprises: (a) a substrate; (b) a cured dielectric layer on the substrate, the surface of which dielectric layer has been exposed to sufficient electron beam radiation to render the dielectric layer surface substantially devoid of moisture and contaminants; and
- the invention also provides a microelectronic device which comprises:
- the first step in conducting the process of the present invention is to form a dielectric composition layer on a substrate.
- Typical substrates are those suitable to be processed into an integrated circuit or other microelectronic device.
- Suitable substrates for the present invention non-exclusively include semiconductor materials such as gallium arsenide (GaAs), germanium, lithium niobate, silicon and compositions containing silicon such as silicon germanium, crystalline silicon, polysilicon, amorphous silicon, epitaxial silicon, and silicon dioxide (SiO ) and mixtures thereof.
- Suitable materials for the lines include silica, silicon nitride, titanium nitride, tantalum nitride, aluminum, aluminum alloys, copper, copper alloys, tantalum, tungsten and silicon oxynitride. These lines form the conductors or insulators of an integrated circuit. Such are typically closely separated from one another at distances of about 20 micrometers or less, preferably 1 micrometer or less, and more preferably from about 0.05 to about 1 micrometer.
- the dielectric composition may comprise any of a wide variety of dielectric forming materials which are well known in the art for use in the formation of microelectronic devices. Such may be organic or inorganic.
- the dielectric layer may nonexclusively include silicon containing spin-on glasses, i.e. silicon containing polymer such as an alkoxysilane polymer, a silsesquioxane polymer such as a hydrogen silsesquioxane polymer, a siloxane polymer; a poly(arylene ether), a fluorinated poly(arylene ether), other polymeric dielectric materials, nanoporous silica or mixtures thereof.
- silicon containing spin-on glasses i.e. silicon containing polymer such as an alkoxysilane polymer, a silsesquioxane polymer such as a hydrogen silsesquioxane polymer, a siloxane polymer; a poly(arylene ether), a fluorinated poly(arylene
- One useful polymeric dielectric materials useful for the invention includes a nanoporous silica alkoxysilane polymer formed from an alkoxysilane monomer which has the formula: R
- R wherein at least 2 of the R groups are independently Ci to C alkoxy groups and the balance, if any, are independently selected from the group consisting of hydrogen, alkyl, phenyl, halogen, substituted phenyl.
- each R is methoxy, ethoxy or propoxy.
- TEOS tetraethoxysilane
- hydrogensiloxanes which have the formula [(HSiOi 5 ) x O y ] n
- hydrogensilsesquioxanes which have the formula (HSiOi 5 ) n
- hydroorganosiloxanes which have the formulae [(HSiO, 5 ) x O y (RSiO, 5 )J n , [(HSiO, 5 )x(RSiO, 5 ) y ] n and [(HSiOi 5 ) x Oy(RSiO ⁇ 5 ) z ] n .
- the weight average molecular weight may range from about 1,000 to about 220,000.
- n ranges from about 100 to about 800 yielding a molecular weight of from about 5,000 to about 45,000. More preferably, n ranges from about 250 to about 650 yielding a molecular weight of from about 14,000 to about 36,000.
- Useful polymers within the context of this invention nonexclusively include hydrogensiloxane, hydrogensilsesquioxane, hydrogenmethylsiloxane, hydrogenethylsiloxane, hydrogenpropylsiloxane, hydrogenbutyisiloxane, hydrogentert-butylsiloxane, hydrogenphenylsiloxane, hydrogenmethylsilsesquioxane, hydrogenethylsilsesquioxane, hydrogenpropylsilsesquioxane, hydrogenbutylsilsesquioxane, hydrogentert-butylsilsesquioxane and hydrogenphenylsilsesquioxane and mixtures thereof.
- Useful organic polymers include polyimides, fluorinated and nonfluorinated polymers, in particular fluorinated and nonfluorinated poly(arylethers) available under the tradename FLARETM from AlliedSignal Inc., and copolymer mixtures thereof.
- the hydroorganosiloxanes, poly(arylene ethers), fluorinated poly(arylene ethers) and mixtures thereof are preferred.
- Suitable poly(arylene ethers) or fluorinated poly(arylene ethers) are known in the art from U.S. patents 5,155,175; 5,114,780 and 5,115,082.
- Preferred poly(arylene ethers) and fluorinated poly(arylene ethers) are disclosed in U.S.
- siloxane materials suitable for use in this invention are commercially available from AlliedSignal Inc. under the tradename Accuglass ® T-l 1, T-12 and T-14. Also useful are methylated siloxane polymers available from AlliedSignal Inc. under the tradenames PurespinTM and Accuspin ® T18, T23 and T24.
- Preferred silicon containing dielectric resins include polymers having a formula selected from the group consisting of [(HSiO. 5 )xOy] n ,(HSiOi 5 ) n , [(HSiO, 5 ) ⁇ O y (RSiO, 5 ) z ] n , [(HSiO, 5 ) x (RSiO, s ) y ] n and [(HSiO, 5 ) x O y (RSiO, 5 )J
- x about 6 to about 20
- y l to about 3
- z about 6 to about 20
- n l to about 4,000
- each R is independently H, C, to C 8 alkyl or C 6 to C ⁇ 2 aryl which are disclosed in U.S.
- the dielectric polymer may be present in the dielectric composition in a pure or neat state (not mixed with any solvents) or it may be present in a solution where it is mixed with solvents.
- the dielectric polymer is dispersed in a suitable compatible solvent and applied onto a substrate.
- suitable solvent compositions include those which have a boiling point of about 120 °C or less, preferably about
- Suitable solvents nonexclusively include methanol, ethanol, n-propanol, isopropanol, n-butanol; aprotic solvents such as cyclic ketones including cyclopentanone, cyclohexanone and cyclooctanone; cyclic amides such as N- aikylpyrrolidinone wherein the alkyl group has from 1 to about 4 carbon atoms, and N- cyclohexyl-pyrrolidinone, and mixtures thereof.
- Other relatively high volatility solvent compositions which are compatible with the other ingredients can be readily determined by those skilled in the art.
- the polymer • is preferably present in an amount of from about 1 % to about 50 % by weight of the polymer, more preferably from about 3 % to about 20 %.
- the solvent component is preferably present in an amount of from about 50 % to about 99 % by weight of the dielectric composition, more preferably from about 80 % to about 97 %.
- the dielectric composition is deposited onto a substrate to thereby form a dielectric polymer layer on the substrate.
- Deposition may be conducted via conventional spin-coating, dip coating, roller coating, spraying, chemical vapor deposition methods, or meniscus coating methods which are well-known in the art. Spin coating is most preferred.
- the thickness of the polymer layer on the substrate may vary depending on the deposition procedure and parameter setup, but typically the thickness may range from about 500 ⁇ to about 50,000 ⁇ , and preferably from about 2000 ⁇ to about 12000 ⁇ .
- the amount of dielectric composition applied to the substrate may vary from about 1 ml to about 10 ml, and preferably from about 2 ml to about 8 ml.
- the liquid dielectric composition is spun onto the upper surface the substrate according to known spin techniques.
- the polymer layer is applied by centrally applying the liquid dielectric composition to the substrate and then spirining the substrate on a rotating wheel at speeds ranging from about 500 to about 6000 rpm, preferably from about 1500 to about 4000 rpm, for about 5 to about 60 seconds, preferably from about 10 to about 30 seconds, in order to spread the solution evenly across the substrate surface.
- the polymer layer preferably has a density of from about 1 g/cm 3 to about 3 g/cm 3 .
- the treated wafer substrate is then heated for a time and at a temperature sufficient to evaporate the solvents from the film or to cure the film.
- This may be conducted, for example by a hot plate heat treatment at a temperature of from about 170 ° C to about 320 ° C for about 10 seconds to about 5 minutes, preferably for from about 30 seconds to about 60 minutes. This is preferably done on a hot plate but may also be done in an oven.
- the heat treatment of the film crosslinks, solidifies and partially planarizes the layer.
- the thickness of the resulting film ranges from about 500 ⁇ to about 50,000 ⁇ , preferably from about 500 ⁇ to about 20,000 ⁇ , and most preferably from about 1,000 ⁇ to about 12,000 ⁇ .
- the polymer layer may also optionally be cured by exposure to actinic light, such as UV light, to increase its molecular weight. The amount of exposure may range from about 100 mJ/cm 2 to about 300 mJ/cm 2 .
- the film may also be cured by exposing the surface of the substrate to a flux of electrons. Whether the film is cured by electron beam exposure or is cured by other means such as heating or exposure to UV light, the surface of the dielectric film is exposed to sufficient electron beam exposure to remove substantially all moisture and contaminants from the surface of the dielectric layer.
- Such a treatment is performed by placing the substrate inside the chamber of a large area electron beam exposure system, such as that described in U.S. Patent 5,003,178 to Livesay, the disclosure of which is incorporated herein by reference.
- This apparatus exposes the entire substrate to a flood electron beam flux all at once.
- the period of electron beam exposure will be dependent on the strength of the beam dosage, the electron beam energy applied to the substrate and the beam current density.
- the electron beam exposure is done at a vacuum in the range of from about 10 "5 to about 10 2 torr, and with a substrate temperature in the range of from about 25 °C to about 1050 °C.
- energy will fall into the range of from about 0.5 to about 30 KeV, preferably from about 1 to about 15 KeV and more preferably from about 1 to about 8 KeV.
- the electron beam dose will fall into the range of from about 1 to about 100,000 ⁇ C/cm 2 , preferably from about 100 to about 10,000 ⁇ C/cm 2 , and more preferably from about 1 to about 8,000 ⁇ C/cm 2 .
- the dose and energy selected will be proportional to the thickness of the films to be processed.
- energy and doses will fall into the ranges of about 0.5 to about 3 KeV and about 100 to about 5,000 ⁇ C/cm 2 , respectively.
- the appropriate doses and energies may easily be determined by those skilled in the art for the case at hand.
- the electron beam is concentrated at a distance within about 1000 A from the surface of the dielectric layer.
- the electron beam irradiation conditions are sufficient to remove substantially all moisture, hydrocarbons, organic solvents and particles on the surface of the dielectric layer and at a depth of up to about 1000 A from the surface.
- the exposure will range from about 0.5 niinute to about 120 minutes, and preferably from about 1 minute to about 60 minutes.
- the dielectric coated substrate may be exposed to electron beams in any chamber having a means for providing electron beam radiation to substrates placed therein.
- the dielectric is preferably subjected to an electron beam radiation from a uniform large-area electron beam source under conditions sufficient to anneal the dielectric film.
- the exposure is conducted with an electron beam which covers an area of from about 4 square inches to about 256 square inches.
- the gaseous ambient in the electron beam system chamber may be nitrogen, hydrogen, argon, oxygen, or any combinations of these gases.
- the treated dielectric surface is now conditioned for the reception of a chemical vapor deposited material such as a metal, oxide, nitride or oxynitride layer to the surface of the dielectric layer.
- Chemical vapor deposition processes are well known to those skilled in the art and chemical vapor deposition reactors are widely commercially available.
- One suitable reactor is model SK-23-6-93 commercially available from Vactronic Equipment Labs of Bohemia, New York.
- the surface of the dielectric is applied with a material such as silicon nitride, titanium nitride, tantalum nitride, tantalum oxynitride, tungsten oxynitride, silicon oxynitride and blends thereof.
- the oxide nitride or oxynitride layer is typically deposited over the dielectric on the substrate to a thickness of from about 200 to about 6,000 A.
- the overall process of electron beam surface treatment and chemical vapor deposition is within a cluster tool having an electron beam irradiation chamber, a chemical vapor deposition chamber, and means for transferring the substrate from the electron beam irradiation chamber to the chemical vapor deposition chamber.
- the electron beam irradiation chamber, the chemical vapor deposition and the transferring from the electron beam irradiation chamber to the chemical vapor deposition chamber are conducted while continuously mamtaining vacuum conditions.
- Such a cluster tool is described in U.S. patent application serial number 09/272,869, filed March 19, 1999 which is incorporated herein by reference.
- Wafers are continuously maintained in an isolated environment at a constant vacuum pressure level, and transferred into and out of an external atmospheric pressure environment through one or more access ports or load-locks.
- a cassette or carrier with a series of wafers is placed at an interface port of the cluster tool and latches release the port door.
- a manipulator robot picks up the cassette or individual wafers and directs them to desired processing stations within the equipment. After processing, the reverse operation takes place.
- Such a wafer processing technique essentially eliminates contaminates since treatment takes place after the wafers are sealed in the internal vacuum environment, and they are not removed prior to completion of processing.
- the configuration achieves a significant improvement over the conventional handling of open cassettes inside a clean room.
- the use of cluster tools increases process productivity.
- the use of a cluster tool significantly aids semiconductor processing throughput.
- electron beam surface treatment and chemical vapor deposition can be done directly within a cluster tool without breaking vacuum or removal from the cluster tool.
- EXAMPLE 1 A tliin film of poly(arylene ether) polymer having a molecular weight of 35,000 is formed on a 4" silicon wafer using a conventional spin-coating technique. After spin- coating, the film is subjected to a hot-plate bake at a temperature of 150 °C for 2 min. The film thickness after the spinning and baking processes is in the range of 8000 to 10000 A. Thermal curing is carried out at 425 °C for one hour in a horizontal furnace with N 2 flow at atmospheric pressure. Electron beam exposure is conducted in an ElectronCureTM 30 chamber incorporating a large area electron source and quartz lamps for heating the wafer.
- the cold-cathode source produces a large area electron beam (over 200 mm in diameter) having a substantially uniform emission over its entire surface. Electron emission is controlled by the low bias voltage applied to the anode grid. The electron beam penetration depth is about 1000 A. Electron beam exposure was conducted at a temperature of 200°C and in an argon atmosphere (10 - 30 milliTorr). The surface of the polymer is then coated with a layer of silicon nitride by chemical vapor deposition. The silicon nitride layer shows good adhesion to the surface of the dielectric polymer layer.
- a thin film of a siloxane polymer commercially available from AlliedSignal Inc. under the tradename Accuglass ® T-l 1 is formed on a 4" silicon wafer using a conventional spin-coating technique. After spin-coating, the film is subjected to a hot-plate bake at a temperature of 150 °C for 2 min. The film thickness after the spinning and baking processes is about 4000 A. Thermal curing is carried out at 425 °C for one hour in a horizontal furnace with N 2 flow at atmospheric pressure. The polymer is subjected to an electron beam exposure in an ElectronCureTM 30 chamber incorporating a large area electron source and quartz lamps for heating the wafer.
- the cold-cathode gas source produces a large area electron beam (over 200 mm in diameter) having a substantially uniform emission over its entire surface. Electron emission is controlled by the low bias voltage applied to the anode grid. The electron beam penetration depth is about 1000 A. Electron beam exposure was conducted at a temperature of 200°C and in an argon atmosphere (10 - 30 milliTorr). The surface of the polymer is then coated with a layer of silicon oxide by chemical vapor deposition. The silicon nitride layer shows good adhesion to the surface of the dielectric polymer layer.
- EXAMPLE 3 A thin film of poly(arylene ether) dielectric polymer having a molecular weight of 35,000 is formed on a 4" silicon wafer using a conventional spin-coating technique. After spin-coating, the film is subjected to a hot-plate bake at a temperature of 150 °C for 2 min. The film thickness after the spinning and baking processes is in the range of 8000 to 10000 A. Thermal curing is carried out at 425 °C for one hour in a horizontal furnace with N 2 flow at atmospheric pressure.
- the dielectric coated wafer is then inserted into a cluster tool having an interconnected electron beam exposure module and a chemical vapor deposition module.
- a vacuum is applied through the entire tool including the electron beam exposure module, the chemical vapor deposition module and a transport zone between the modules.
- the wafer is transported to the electron beam exposure module where it is exposed to electron beam radiation using a large area electron source while being heated.
- the cold-cathode source produces a large area electron beam (over 200 mm in diameter) having a substantially uniform emission over its entire surface.
- Electron emission is controlled by the low bias voltage applied to the anode grid.
- the electron beam penetration depth is about 1000 A.
- Electron beam exposure was conducted at a temperature of 200°C and in an argon atmosphere (10 - 30 niilliTorr).
- the treated wafer is transported to the chemical vapor deposition module where the surface of the dielectric polymer is then applied with a layer of silicon nitride by chemical vapor deposition. After removal from the tool, the silicon nitride layer shows good adhesion to the surface of the dielectric polymer layer.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001503713A JP2003502845A (en) | 1999-06-11 | 2000-06-09 | Method of treating thin films using electron beam treatment before chemical vapor deposition |
AU53317/00A AU5331700A (en) | 1999-06-11 | 2000-06-09 | Method of processing films prior to chemical vapor deposition using electron beam processing |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/330,709 US6204201B1 (en) | 1999-06-11 | 1999-06-11 | Method of processing films prior to chemical vapor deposition using electron beam processing |
US09/330,709 | 1999-06-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2000077275A1 true WO2000077275A1 (en) | 2000-12-21 |
Family
ID=23290976
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/015928 WO2000077275A1 (en) | 1999-06-11 | 2000-06-09 | Method of processing films prior to chemical vapor deposition using electron beam processing |
Country Status (4)
Country | Link |
---|---|
US (2) | US6204201B1 (en) |
JP (1) | JP2003502845A (en) |
AU (1) | AU5331700A (en) |
WO (1) | WO2000077275A1 (en) |
Families Citing this family (115)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6303523B2 (en) * | 1998-02-11 | 2001-10-16 | Applied Materials, Inc. | Plasma processes for depositing low dielectric constant films |
US6660656B2 (en) * | 1998-02-11 | 2003-12-09 | Applied Materials Inc. | Plasma processes for depositing low dielectric constant films |
US6502614B1 (en) * | 1999-05-25 | 2003-01-07 | Silverbrook Research Pty Ltd | Printed media transverse binder |
US6204201B1 (en) * | 1999-06-11 | 2001-03-20 | Electron Vision Corporation | Method of processing films prior to chemical vapor deposition using electron beam processing |
US6589889B2 (en) * | 1999-09-09 | 2003-07-08 | Alliedsignal Inc. | Contact planarization using nanoporous silica materials |
US20030157340A1 (en) * | 2000-02-01 | 2003-08-21 | Jsr Corporation | Process for producing silica-based film, silica-based film, insulating film, and semiconductor device |
US20030104225A1 (en) * | 2000-02-01 | 2003-06-05 | Jsr Corporation | Process for producing silica-based film, silica-based film, insulating film, and semiconductor device |
US6902771B2 (en) | 2000-02-01 | 2005-06-07 | Jsr Corporation | Process for producing silica-based film, silica-based film, insulating film, and semiconductor device |
US6582777B1 (en) * | 2000-02-17 | 2003-06-24 | Applied Materials Inc. | Electron beam modification of CVD deposited low dielectric constant materials |
US7026053B2 (en) * | 2001-01-29 | 2006-04-11 | Jsr Corporation | Process for producing silica-based film, silica-based film, insulating film, and semiconductor device |
US6647995B1 (en) * | 2001-06-27 | 2003-11-18 | Advanced Micro Devices, Inc. | Method and system for eliminating post etch residues |
US6605549B2 (en) | 2001-09-29 | 2003-08-12 | Intel Corporation | Method for improving nucleation and adhesion of CVD and ALD films deposited onto low-dielectric-constant dielectrics |
US6838393B2 (en) * | 2001-12-14 | 2005-01-04 | Applied Materials, Inc. | Method for producing semiconductor including forming a layer containing at least silicon carbide and forming a second layer containing at least silicon oxygen carbide |
US7091137B2 (en) * | 2001-12-14 | 2006-08-15 | Applied Materials | Bi-layer approach for a hermetic low dielectric constant layer for barrier applications |
US6890850B2 (en) | 2001-12-14 | 2005-05-10 | Applied Materials, Inc. | Method of depositing dielectric materials in damascene applications |
US20030211244A1 (en) * | 2002-04-11 | 2003-11-13 | Applied Materials, Inc. | Reacting an organosilicon compound with an oxidizing gas to form an ultra low k dielectric |
US6815373B2 (en) * | 2002-04-16 | 2004-11-09 | Applied Materials Inc. | Use of cyclic siloxanes for hardness improvement of low k dielectric films |
US20080268177A1 (en) | 2002-05-17 | 2008-10-30 | Air Products And Chemicals, Inc. | Porogens, Porogenated Precursors and Methods for Using the Same to Provide Porous Organosilica Glass Films with Low Dielectric Constants |
US7384471B2 (en) | 2002-04-17 | 2008-06-10 | Air Products And Chemicals, Inc. | Porogens, porogenated precursors and methods for using the same to provide porous organosilica glass films with low dielectric constants |
US9061317B2 (en) | 2002-04-17 | 2015-06-23 | Air Products And Chemicals, Inc. | Porogens, porogenated precursors and methods for using the same to provide porous organosilica glass films with low dielectric constants |
US8951342B2 (en) | 2002-04-17 | 2015-02-10 | Air Products And Chemicals, Inc. | Methods for using porogens for low k porous organosilica glass films |
US20040101632A1 (en) * | 2002-11-22 | 2004-05-27 | Applied Materials, Inc. | Method for curing low dielectric constant film by electron beam |
US20040266123A1 (en) * | 2002-05-08 | 2004-12-30 | Applied Materials, Inc. | Electron beam treatment of SixNy films |
US7060330B2 (en) * | 2002-05-08 | 2006-06-13 | Applied Materials, Inc. | Method for forming ultra low k films using electron beam |
US7056560B2 (en) * | 2002-05-08 | 2006-06-06 | Applies Materials Inc. | Ultra low dielectric materials based on hybrid system of linear silicon precursor and organic porogen by plasma-enhanced chemical vapor deposition (PECVD) |
US6936551B2 (en) * | 2002-05-08 | 2005-08-30 | Applied Materials Inc. | Methods and apparatus for E-beam treatment used to fabricate integrated circuit devices |
US20040033371A1 (en) * | 2002-05-16 | 2004-02-19 | Hacker Nigel P. | Deposition of organosilsesquioxane films |
US7749563B2 (en) | 2002-10-07 | 2010-07-06 | Applied Materials, Inc. | Two-layer film for next generation damascene barrier application with good oxidation resistance |
US7404990B2 (en) | 2002-11-14 | 2008-07-29 | Air Products And Chemicals, Inc. | Non-thermal process for forming porous low dielectric constant films |
JP4156913B2 (en) * | 2002-12-04 | 2008-09-24 | 東京エレクトロン株式会社 | Processing method of workpiece |
US6790788B2 (en) * | 2003-01-13 | 2004-09-14 | Applied Materials Inc. | Method of improving stability in low k barrier layers |
US6897163B2 (en) * | 2003-01-31 | 2005-05-24 | Applied Materials, Inc. | Method for depositing a low dielectric constant film |
TWI240959B (en) | 2003-03-04 | 2005-10-01 | Air Prod & Chem | Mechanical enhancement of dense and porous organosilicate materials by UV exposure |
US20050260420A1 (en) * | 2003-04-01 | 2005-11-24 | Collins Martha J | Low dielectric materials and methods for making same |
US8137764B2 (en) | 2003-05-29 | 2012-03-20 | Air Products And Chemicals, Inc. | Mechanical enhancer additives for low dielectric films |
US20040253378A1 (en) * | 2003-06-12 | 2004-12-16 | Applied Materials, Inc. | Stress reduction of SIOC low k film by addition of alkylenes to OMCTS based processes |
US20050037153A1 (en) * | 2003-08-14 | 2005-02-17 | Applied Materials, Inc. | Stress reduction of sioc low k films |
US20050062164A1 (en) * | 2003-09-23 | 2005-03-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for improving time dependent dielectric breakdown lifetimes |
US7030041B2 (en) * | 2004-03-15 | 2006-04-18 | Applied Materials Inc. | Adhesion improvement for low k dielectrics |
US20050214457A1 (en) * | 2004-03-29 | 2005-09-29 | Applied Materials, Inc. | Deposition of low dielectric constant films by N2O addition |
US20050224722A1 (en) * | 2004-03-30 | 2005-10-13 | Applied Materials, Inc. | Method and apparatus for reducing charge density on a dielectric coated substrate after exposure to large area electron beam |
US7611996B2 (en) * | 2004-03-31 | 2009-11-03 | Applied Materials, Inc. | Multi-stage curing of low K nano-porous films |
US7547643B2 (en) | 2004-03-31 | 2009-06-16 | Applied Materials, Inc. | Techniques promoting adhesion of porous low K film to underlying barrier layer |
US20050227502A1 (en) * | 2004-04-12 | 2005-10-13 | Applied Materials, Inc. | Method for forming an ultra low dielectric film by forming an organosilicon matrix and large porogens as a template for increased porosity |
US7229911B2 (en) * | 2004-04-19 | 2007-06-12 | Applied Materials, Inc. | Adhesion improvement for low k dielectrics to conductive materials |
US20050233555A1 (en) * | 2004-04-19 | 2005-10-20 | Nagarajan Rajagopalan | Adhesion improvement for low k dielectrics to conductive materials |
US7018941B2 (en) | 2004-04-21 | 2006-03-28 | Applied Materials, Inc. | Post treatment of low k dielectric films |
EP1746123A4 (en) * | 2004-05-11 | 2012-03-21 | Jsr Corp | Method for forming organic silica film, organic silica film, wiring structure, semiconductor device, and composition for film formation |
JP5110239B2 (en) | 2004-05-11 | 2012-12-26 | Jsr株式会社 | Method for forming organic silica film, composition for film formation |
US7229041B2 (en) * | 2004-06-30 | 2007-06-12 | Ohio Central Steel Company | Lifting lid crusher |
EP1615260A3 (en) * | 2004-07-09 | 2009-09-16 | JSR Corporation | Organic silicon-oxide-based film, composition and method for forming the same, and semiconductor device |
US7288205B2 (en) * | 2004-07-09 | 2007-10-30 | Applied Materials, Inc. | Hermetic low dielectric constant layer for barrier applications |
JP4355939B2 (en) * | 2004-07-23 | 2009-11-04 | Jsr株式会社 | Composition for forming insulating film of semiconductor device and method for forming silica-based film |
US7422776B2 (en) * | 2004-08-24 | 2008-09-09 | Applied Materials, Inc. | Low temperature process to produce low-K dielectrics with low stress by plasma-enhanced chemical vapor deposition (PECVD) |
US7332445B2 (en) | 2004-09-28 | 2008-02-19 | Air Products And Chemicals, Inc. | Porous low dielectric constant compositions and methods for making and using same |
US20060105106A1 (en) * | 2004-11-16 | 2006-05-18 | Applied Materials, Inc. | Tensile and compressive stressed materials for semiconductors |
US20060183055A1 (en) * | 2005-02-15 | 2006-08-17 | O'neill Mark L | Method for defining a feature on a substrate |
US20060228889A1 (en) * | 2005-03-31 | 2006-10-12 | Edelberg Erik A | Methods of removing resist from substrates in resist stripping chambers |
US7247582B2 (en) * | 2005-05-23 | 2007-07-24 | Applied Materials, Inc. | Deposition of tensile and compressive stressed materials |
US7544603B2 (en) * | 2005-09-22 | 2009-06-09 | United Microelectronics Corp. | Method of fabricating silicon nitride layer and method of fabricating semiconductor device |
US20070134435A1 (en) * | 2005-12-13 | 2007-06-14 | Ahn Sang H | Method to improve the ashing/wet etch damage resistance and integration stability of low dielectric constant films |
US7893538B2 (en) * | 2006-02-02 | 2011-02-22 | Jsr Corporation | Organic silica film and method for forming same, composition for forming insulating film of semiconductor device and method for producing same, wiring structure and semiconductor device |
US7780865B2 (en) * | 2006-03-31 | 2010-08-24 | Applied Materials, Inc. | Method to improve the step coverage and pattern loading for dielectric films |
US7601651B2 (en) * | 2006-03-31 | 2009-10-13 | Applied Materials, Inc. | Method to improve the step coverage and pattern loading for dielectric films |
US20070287301A1 (en) | 2006-03-31 | 2007-12-13 | Huiwen Xu | Method to minimize wet etch undercuts and provide pore sealing of extreme low k (k<2.5) dielectrics |
US8399349B2 (en) | 2006-04-18 | 2013-03-19 | Air Products And Chemicals, Inc. | Materials and methods of forming controlled void |
US7825038B2 (en) * | 2006-05-30 | 2010-11-02 | Applied Materials, Inc. | Chemical vapor deposition of high quality flow-like silicon dioxide using a silicon containing precursor and atomic oxygen |
US7902080B2 (en) * | 2006-05-30 | 2011-03-08 | Applied Materials, Inc. | Deposition-plasma cure cycle process to enhance film quality of silicon dioxide |
US8232176B2 (en) * | 2006-06-22 | 2012-07-31 | Applied Materials, Inc. | Dielectric deposition and etch back processes for bottom up gapfill |
US7297376B1 (en) | 2006-07-07 | 2007-11-20 | Applied Materials, Inc. | Method to reduce gas-phase reactions in a PECVD process with silicon and organic precursors to deposit defect-free initial layers |
US7867923B2 (en) * | 2007-10-22 | 2011-01-11 | Applied Materials, Inc. | High quality silicon oxide films by remote plasma CVD from disilane precursors |
US7943531B2 (en) * | 2007-10-22 | 2011-05-17 | Applied Materials, Inc. | Methods for forming a silicon oxide layer over a substrate |
US8357435B2 (en) * | 2008-05-09 | 2013-01-22 | Applied Materials, Inc. | Flowable dielectric equipment and processes |
US20100151206A1 (en) | 2008-12-11 | 2010-06-17 | Air Products And Chemicals, Inc. | Method for Removal of Carbon From An Organosilicate Material |
US8980382B2 (en) * | 2009-12-02 | 2015-03-17 | Applied Materials, Inc. | Oxygen-doping for non-carbon radical-component CVD films |
US7935643B2 (en) * | 2009-08-06 | 2011-05-03 | Applied Materials, Inc. | Stress management for tensile films |
US8741788B2 (en) * | 2009-08-06 | 2014-06-03 | Applied Materials, Inc. | Formation of silicon oxide using non-carbon flowable CVD processes |
US7989365B2 (en) * | 2009-08-18 | 2011-08-02 | Applied Materials, Inc. | Remote plasma source seasoning |
US20110136347A1 (en) * | 2009-10-21 | 2011-06-09 | Applied Materials, Inc. | Point-of-use silylamine generation |
US8449942B2 (en) * | 2009-11-12 | 2013-05-28 | Applied Materials, Inc. | Methods of curing non-carbon flowable CVD films |
JP2013516763A (en) | 2009-12-30 | 2013-05-13 | アプライド マテリアルズ インコーポレイテッド | Dielectric film growth using radicals generated using a flexible nitrogen / hydrogen ratio |
US8329262B2 (en) * | 2010-01-05 | 2012-12-11 | Applied Materials, Inc. | Dielectric film formation using inert gas excitation |
KR101528832B1 (en) | 2010-01-06 | 2015-06-15 | 어플라이드 머티어리얼스, 인코포레이티드 | Manufacturing method of flowable dielectric layer |
KR101837648B1 (en) | 2010-01-07 | 2018-04-19 | 어플라이드 머티어리얼스, 인코포레이티드 | Insitu ozone cure for radicalcomponent cvd |
KR101853802B1 (en) * | 2010-03-05 | 2018-05-02 | 어플라이드 머티어리얼스, 인코포레이티드 | Conformal layers by radical-component cvd |
US8236708B2 (en) | 2010-03-09 | 2012-08-07 | Applied Materials, Inc. | Reduced pattern loading using bis(diethylamino)silane (C8H22N2Si) as silicon precursor |
US8563095B2 (en) * | 2010-03-15 | 2013-10-22 | Applied Materials, Inc. | Silicon nitride passivation layer for covering high aspect ratio features |
US7994019B1 (en) | 2010-04-01 | 2011-08-09 | Applied Materials, Inc. | Silicon-ozone CVD with reduced pattern loading using incubation period deposition |
US8476142B2 (en) | 2010-04-12 | 2013-07-02 | Applied Materials, Inc. | Preferential dielectric gapfill |
US8524004B2 (en) | 2010-06-16 | 2013-09-03 | Applied Materials, Inc. | Loadlock batch ozone cure |
US8318584B2 (en) | 2010-07-30 | 2012-11-27 | Applied Materials, Inc. | Oxide-rich liner layer for flowable CVD gapfill |
US9285168B2 (en) | 2010-10-05 | 2016-03-15 | Applied Materials, Inc. | Module for ozone cure and post-cure moisture treatment |
US8664127B2 (en) | 2010-10-15 | 2014-03-04 | Applied Materials, Inc. | Two silicon-containing precursors for gapfill enhancing dielectric liner |
US10283321B2 (en) | 2011-01-18 | 2019-05-07 | Applied Materials, Inc. | Semiconductor processing system and methods using capacitively coupled plasma |
US8450191B2 (en) | 2011-01-24 | 2013-05-28 | Applied Materials, Inc. | Polysilicon films by HDP-CVD |
US8716154B2 (en) | 2011-03-04 | 2014-05-06 | Applied Materials, Inc. | Reduced pattern loading using silicon oxide multi-layers |
US8445078B2 (en) | 2011-04-20 | 2013-05-21 | Applied Materials, Inc. | Low temperature silicon oxide conversion |
US8466073B2 (en) | 2011-06-03 | 2013-06-18 | Applied Materials, Inc. | Capping layer for reduced outgassing |
US9404178B2 (en) | 2011-07-15 | 2016-08-02 | Applied Materials, Inc. | Surface treatment and deposition for reduced outgassing |
US8617989B2 (en) | 2011-09-26 | 2013-12-31 | Applied Materials, Inc. | Liner property improvement |
US8551891B2 (en) | 2011-10-04 | 2013-10-08 | Applied Materials, Inc. | Remote plasma burn-in |
US9018108B2 (en) | 2013-01-25 | 2015-04-28 | Applied Materials, Inc. | Low shrinkage dielectric films |
KR101599953B1 (en) | 2013-08-08 | 2016-03-04 | 제일모직 주식회사 | Composition for forming silica based insulating layer, silica based insulating layer and method for manufacturing silica based insulating layer |
US9922818B2 (en) | 2014-06-16 | 2018-03-20 | Versum Materials Us, Llc | Alkyl-alkoxysilacyclic compounds |
JP2017014618A (en) * | 2016-06-01 | 2017-01-19 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | Method for treating flexible substrate |
JP6786307B2 (en) * | 2016-08-29 | 2020-11-18 | 株式会社ニューフレアテクノロジー | Vapor deposition method |
US10249489B2 (en) | 2016-11-02 | 2019-04-02 | Versum Materials Us, Llc | Use of silyl bridged alkyl compounds for dense OSG films |
US10821718B2 (en) | 2017-06-23 | 2020-11-03 | General Electric Company | Selective powder processing during powder bed additive manufacturing |
US10821519B2 (en) | 2017-06-23 | 2020-11-03 | General Electric Company | Laser shock peening within an additive manufacturing process |
US11851763B2 (en) | 2017-06-23 | 2023-12-26 | General Electric Company | Chemical vapor deposition during additive manufacturing |
US20190134663A1 (en) | 2017-10-27 | 2019-05-09 | Versum Materials Us, Llc | Silacyclic Compounds and Methods for Depositing Silicon-Containing Films Using Same |
US11749563B2 (en) * | 2018-06-27 | 2023-09-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interlayer dielectric layer |
EP4325548A3 (en) | 2018-08-10 | 2024-04-10 | Versum Materials US, LLC | Silicon compounds and methods for depositing films using same |
KR20220044839A (en) | 2019-08-16 | 2022-04-11 | 버슘머트리얼즈 유에스, 엘엘씨 | Silicon compound and film deposition method using same |
US11420259B2 (en) | 2019-11-06 | 2022-08-23 | General Electric Company | Mated components and method and system therefore |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1997000535A1 (en) * | 1995-06-15 | 1997-01-03 | Alliedsignal Inc. | Electron-beam processed films for microelectronics structures |
WO1997001864A1 (en) * | 1995-06-26 | 1997-01-16 | Alliedsignal Inc. | Removal rate behavior of spin-on dielectrics with chemical mechanical polish |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4222792A (en) | 1979-09-10 | 1980-09-16 | International Business Machines Corporation | Planar deep oxide isolation process utilizing resin glass and E-beam exposure |
US4944836A (en) | 1985-10-28 | 1990-07-31 | International Business Machines Corporation | Chem-mech polishing method for producing coplanar metal/insulator films on a substrate |
JPS63164391A (en) | 1986-12-26 | 1988-07-07 | 昭和電工株式会社 | Printed wiring board |
JPH05238880A (en) * | 1992-02-28 | 1993-09-17 | Fujitsu Ltd | Method for epitaxial growth |
US5468595A (en) | 1993-01-29 | 1995-11-21 | Electron Vision Corporation | Method for three-dimensional control of solubility properties of resist layers |
US5376586A (en) * | 1993-05-19 | 1994-12-27 | Fujitsu Limited | Method of curing thin films of organic dielectric material |
JP3272531B2 (en) * | 1994-03-15 | 2002-04-08 | 富士通株式会社 | Method for manufacturing compound semiconductor device |
JPH07273039A (en) * | 1994-03-29 | 1995-10-20 | Hitachi Ltd | Method and mechanism for cleaning film formation apparatus of dust |
MY113904A (en) * | 1995-05-08 | 2002-06-29 | Electron Vision Corp | Method for curing spin-on-glass film utilizing electron beam radiation |
KR100238252B1 (en) * | 1996-09-13 | 2000-01-15 | 윤종용 | Method for curing sog layer |
US5801094A (en) | 1997-02-28 | 1998-09-01 | United Microelectronics Corporation | Dual damascene process |
US6080526A (en) * | 1997-03-24 | 2000-06-27 | Alliedsignal Inc. | Integration of low-k polymers into interlevel dielectrics using controlled electron-beam radiation |
KR19990030660A (en) * | 1997-10-02 | 1999-05-06 | 윤종용 | Method of forming interlayer insulating film of semiconductor device using electron beam |
US6207555B1 (en) * | 1999-03-17 | 2001-03-27 | Electron Vision Corporation | Electron beam process during dual damascene processing |
US6204201B1 (en) * | 1999-06-11 | 2001-03-20 | Electron Vision Corporation | Method of processing films prior to chemical vapor deposition using electron beam processing |
-
1999
- 1999-06-11 US US09/330,709 patent/US6204201B1/en not_active Expired - Lifetime
-
2000
- 2000-06-09 AU AU53317/00A patent/AU5331700A/en not_active Abandoned
- 2000-06-09 WO PCT/US2000/015928 patent/WO2000077275A1/en active Application Filing
- 2000-06-09 JP JP2001503713A patent/JP2003502845A/en active Pending
- 2000-12-04 US US09/729,004 patent/US6548899B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1997000535A1 (en) * | 1995-06-15 | 1997-01-03 | Alliedsignal Inc. | Electron-beam processed films for microelectronics structures |
WO1997001864A1 (en) * | 1995-06-26 | 1997-01-16 | Alliedsignal Inc. | Removal rate behavior of spin-on dielectrics with chemical mechanical polish |
Non-Patent Citations (1)
Title |
---|
DATABASE WPI Derwent World Patents Index; XP002901237 * |
Also Published As
Publication number | Publication date |
---|---|
US6204201B1 (en) | 2001-03-20 |
US20010000415A1 (en) | 2001-04-26 |
AU5331700A (en) | 2001-01-02 |
US6548899B2 (en) | 2003-04-15 |
JP2003502845A (en) | 2003-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6204201B1 (en) | Method of processing films prior to chemical vapor deposition using electron beam processing | |
US6582777B1 (en) | Electron beam modification of CVD deposited low dielectric constant materials | |
US6503840B2 (en) | Process for forming metal-filled openings in low dielectric constant dielectric material while inhibiting via poisoning | |
US6177143B1 (en) | Electron beam treatment of siloxane resins | |
US6114259A (en) | Process for treating exposed surfaces of a low dielectric constant carbon doped silicon oxide dielectric material to protect the material from damage | |
US6699784B2 (en) | Method for depositing a low k dielectric film (K>3.5) for hard mask application | |
US6559071B2 (en) | Process for producing dielectric thin films | |
EP1050075A1 (en) | Nanoporous silica dielectric films modified by electron beam exposure and having low dielectric constant and low water content | |
WO2002052642A2 (en) | Method for eliminating reaction between photoresist and organosilicate glass | |
WO1998043294A1 (en) | Integration of low-k polymers into interlevel dielectrics using controlled electron-beam radiation | |
JPH09502301A (en) | Method for processing semiconductor wafer | |
WO2001024247A1 (en) | Electron beam treatment of fluorinated silicate glass | |
CN1369112A (en) | Fabrication method for sell aligned Cu diffusion barrier in integrated circuit | |
US6489030B1 (en) | Low dielectric constant films used as copper diffusion barrier | |
JPH04120732A (en) | Solid element and its manufacture | |
KR101836417B1 (en) | Low temperature cure modulus enhancement | |
JPH01199678A (en) | Formation of high purity thin sio2 film | |
KR19980018994A (en) | Fabrication Method of Semiconductor Device and Abrasive Liquid Used Therein | |
US20040266216A1 (en) | Method for improving uniformity in deposited low k dielectric material | |
US20020173138A1 (en) | Method for manufacturing a semiconductor device | |
WO1999043025A1 (en) | Low dielectric constant films with high glass transition temperatures made by electron beam curing | |
US20030087534A1 (en) | Surface modification for barrier to ionic penetration | |
US20030143847A1 (en) | Method of forming low dielectric constant insulating layer and method of manufacturing semiconductor device | |
US20090111283A1 (en) | Method for forming interlayer insulating film of semiconductor device | |
JP3473302B2 (en) | Method for forming coating type insulating film, method for manufacturing semiconductor device, and semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH GM HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2001 503713 Kind code of ref document: A Format of ref document f/p: F |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase |