WO2000041447A1 - Method for producing a multilayer printed circuit board - Google Patents
Method for producing a multilayer printed circuit board Download PDFInfo
- Publication number
- WO2000041447A1 WO2000041447A1 PCT/CH1999/000625 CH9900625W WO0041447A1 WO 2000041447 A1 WO2000041447 A1 WO 2000041447A1 CH 9900625 W CH9900625 W CH 9900625W WO 0041447 A1 WO0041447 A1 WO 0041447A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layers
- layer
- conductor
- laminate
- plated
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
- H05K3/0032—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
- H05K3/0035—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material of blind holes, i.e. having a metal layer at the bottom
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
- H05K3/0032—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
- H05K3/0038—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material combined with laser drilling through a metal layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/0959—Plated through-holes or plated blind vias filled with insulating material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/096—Vertically aligned vias, holes or stacked vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/0207—Partly drilling through substrate until a controlled depth, e.g. with end-point detection
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0353—Making conductive layer thin, e.g. by etching
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/10—Using electric, magnetic and electromagnetic fields; Using laser light
- H05K2203/107—Using laser light
- H05K2203/108—Using a plurality of lasers or laser light with a plurality of wavelengths
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
Definitions
- the present invention relates to the field of printed circuit board technology. It relates to a method for producing a multilayer printed circuit board which comprises a plurality of conductor layers which are arranged one above the other and are separated from one another by insulating layers, the conductor layers being conductively connected to one another by via openings arranged one above the other in an axis in the respective insulating layers.
- Such a method is e.g. known from US-A-5,662,987 or US-A-4,258,468.
- the object is achieved by the entirety of the features of claim 1.
- the essence of the invention is to open the plated-through holes of a laminate layer by means of a laser beam through the respective conductor layer and the insulating layer underneath. As a result, very fine openings with a diameter of less than 100 ⁇ m can be produced quickly, cleanly and precisely one above the other, which ensure reliable through-plating during the subsequent metallization.
- a first preferred embodiment of the method according to the invention is characterized in that the laminate core comprises a third insulating layer provided on both sides with first conductor layers, and in that first and second laminate layers are applied to both sides of the laminate core and in each case through-contacted.
- the number of conductor layers and levels can be significantly increased while maintaining a laminate core.
- a further increase in the number of conductor levels is of course possible if more than two laminate layers are applied one above the other on one or both sides.
- a second preferred embodiment of the method according to the invention is characterized in that the through-openings are introduced into the respective insulating layers by means of the laser beams in two steps, in a first step with a first laser beam of a first power, the conductor layer lying over the insulating layer and a Part of the underlying insulating layer of the respective laminate layer is removed, and in one second step with a second laser beam of a second, compared to the first, reduced power, the remaining part of the insulating layer is removed.
- a relatively high beam power or intensity of the laser beam is required for the removal of the metallic (Cu) conductor layer in the area of the via openings to be produced.
- the ratio of the first power to the reduced second power is preferably about 3: 1.
- a further preferred embodiment of the method according to the invention is characterized in that the conductor layers applied with the laminate layers are each reduced in thickness before the through-hole openings are introduced, and are reinforced again after the through-hole openings have been introduced by the metallizations used for the through-hole connection.
- the reduction in thickness of the conductor layers enables a total reduction in the laser beam power used or a higher processing power with the same laser beam intensity. As a result, greater precision in machining and thus an overall reduced diameter of the openings can be achieved.
- the conductor layers of the laminate layers preferably initially have a thickness of 10-20 ⁇ m, in particular 12 or 18 ⁇ m, and they are removed down to a thickness of approximately 6-7 ⁇ m for the laser drilling of the plated-through holes.
- the plated-through holes also have a diameter of 50-150 ⁇ m.
- Cu films are preferably used as the laminate layers as conductor layers with an epoxy resin layer as the insulating layer, the laminate layers each having an initial thickness of approximately 70-100 ⁇ m.
- FIGS. 1-14 The exemplary embodiment for the method according to the invention shown in FIGS. 1-14 is based on a flat laminate core 10 according to FIG. 1, which comprises a central insulating layer 11, each provided with a conductor layer 12 and 13 on the top and bottom is.
- the thicknesses of the individual layers are not drawn to scale in FIG. 1 for reasons of better visibility.
- the thickness of the laminate core is, for example, 1.2 mm.
- the insulating layer 11 is made of a conventional epoxy resin.
- the conductor layers 12 and 13 are usually made of Cu and have a thickness which is adapted to the respective requirements and e.g. is a few 1/10 mm.
- the two conductor layers 12 and 13 are structured according to FIG. 2 by means of conventional lithographic and etching methods in accordance with an existing circuit board layout, by structures 14 and 15 in the Conductor layers 12, 13 are etched free.
- two identical first laminate layers 20 and 30 are then applied to the laminate core 10 from both sides by lamination or pressing.
- Each of the laminate layers 20, 30 consists of a conductor layer 18 or 19 in the form of a copper foil, which is provided on the underside with an insulating layer 16 or 17 made of an epoxy resin.
- the thickness of the laminate layers 20, 30 is preferably between 70 and 100 ⁇ m, and the initial thickness d1 of the conductor layers 18, 19 is preferably 12 or 18 ⁇ m.
- the first via openings are then introduced into the laminate structure according to FIG. 3.
- the thickness of the conductor layers 18, 19 reduced from the original value d1 (12 or 18 ⁇ m) to a value d2 of approximately 6-7 ⁇ m.
- a laminate structure according to FIG. 4 then results.
- FIG. 5 in a laser processing center with a laser beam 39 (indicated by the arrow bundle in FIG.
- Through openings 21 and 22, respectively, are introduced by locally removing (evaporating) both the (reduced-thickness) conductor layer 18 and 19 and part of the underlying insulation layer 16 and 17 to a certain depth.
- the plated-through holes 21, 22 are preferably produced in succession in the same laser processing center with the same laser beam 39.
- the plated-through holes 21, 22 are preferably produced with a diameter D1 of 50-150 ⁇ m.
- the laser beam 39 has only a diameter of approximately 25 ⁇ m and is moved across the laminate structure on a predetermined travel line across the laminate structure in order to lift the larger through-hole 21, 22.
- the laser operates in a first mode with increased beam power or beam intensity.
- the laser is operated in a second mode with a beam power attenuated to approximately 1/3 (indicated in FIG. 6 by a smaller number of arrows in the laser beam 23).
- the insulating layers 16, 17 can thus be cleared out precisely and completely within the plated-through holes 21, 22 without the underlying conductor layers 12, 13 being damaged.
- next step by applying a metallization 24 or 25, conductive connections are made between the areas of the conductor layers 12, 13 exposed in the via openings 21, 22 and the areas of the conductor layers 18, 19 bordering the via openings 21, 22. Since the metallization takes place over the entire area, the conductor layers 18, 19, which were previously reduced in thickness, are again reinforced overall by the metallization and can subsequently be structured in the usual way, i.e. can be provided with structures 26, 27 (FIG. 8).
- laminate structure according to FIG. 8 is now ready for the lamination (pressing with) of the next following laminate layers 40 and 50 (FIG. 9), which in turn each consist of a conductor layer 31 or 32 (Cu foil) with an insulating layer 28, 29 underneath (made of epoxy resin) and the laminate layers 20, 30 same.
- laminate layers 40, 50 the same steps for producing the plated-through holes are carried out according to FIGS. 10-14 as those shown in FIGS. 4-8 for the laminate layers 20, 30 and have already been explained. This includes reducing the thickness of the conductor layers 31, 32 (step from FIG. 9 to FIG. 10), clearing the conductor layers 31, 32 in the plated-through holes 33, 34 with a laser beam 35 of increased power (FIG.
- the plated-through holes 33, 34 are made directly through the previously created plated-through holes 21, 22 by suitable adjustment of the laminate structure in the laser processing center and corresponding control of the laser beam. Due to the 2-stage laser processing, an island 36, 37 made of insulating material remains within the lower plated-through holes 21, 22 (FIG. 12), which is subsequently covered by the metallization 41 and 42, respectively. In this way it is possible to limit the metallization to only the depth of one laminate layer.
- the method according to the invention makes it easy and safe to produce a multilayer plated-through circuit board which is characterized by space-saving and precisely arranged plated-through holes.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP99959169A EP1142457A1 (en) | 1999-01-05 | 1999-12-24 | Method for producing a multilayer printed circuit board |
AU16465/00A AU1646500A (en) | 1999-01-05 | 1999-12-24 | Method for producing a multilayer printed circuit board |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CH799 | 1999-01-05 | ||
CH7/99 | 1999-01-05 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2000041447A1 true WO2000041447A1 (en) | 2000-07-13 |
Family
ID=4177302
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CH1999/000625 WO2000041447A1 (en) | 1999-01-05 | 1999-12-24 | Method for producing a multilayer printed circuit board |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP1142457A1 (en) |
AU (1) | AU1646500A (en) |
WO (1) | WO2000041447A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2003086033A1 (en) * | 2002-04-09 | 2003-10-16 | Ppc Electronic Ag | Printed circuit board and method for producing the same |
US20210154772A1 (en) * | 2019-11-22 | 2021-05-27 | Medtronic, Inc. | Laser cutting system |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1220370A (en) * | 1968-08-13 | 1971-01-27 | Litton Industries Inc | Electrical circuit boards |
US4258468A (en) * | 1978-12-14 | 1981-03-31 | Western Electric Company, Inc. | Forming vias through multilayer circuit boards |
EP0342669A2 (en) * | 1988-05-20 | 1989-11-23 | Mitsubishi Gas Chemical Company, Inc. | Method for preparing thin copper foil-clad substrate for circuit boards |
US5063280A (en) * | 1989-07-24 | 1991-11-05 | Canon Kabushiki Kaisha | Method and apparatus for forming holes into printed circuit board |
JPH09199861A (en) * | 1996-01-22 | 1997-07-31 | Hitachi Aic Inc | Multilayer printed wiring board and manufacture thereof |
JPH09199862A (en) * | 1996-01-22 | 1997-07-31 | Hitachi Aic Inc | Multilayer printed wiring board and manufacture thereof |
US5662987A (en) * | 1995-02-17 | 1997-09-02 | International Business Machines Corporation | Multilayer printed wiring board and method of making same |
JPH1075069A (en) * | 1996-06-27 | 1998-03-17 | Samsung Electro Mech Co Ltd | Manufacture of build-up multi-layer printed circuit board using yag laser |
JPH10224040A (en) * | 1997-01-31 | 1998-08-21 | Nippon Carbide Ind Co Inc | Method for manufacturing multilayer wiring board |
JPH10335824A (en) * | 1997-05-28 | 1998-12-18 | Nippon Carbide Ind Co Inc | Multilayered wiring board and its manufacture |
JPH10335828A (en) * | 1997-05-28 | 1998-12-18 | Nippon Carbide Ind Co Inc | Multilayered wiring board and its manufacture |
JPH10335829A (en) * | 1997-05-28 | 1998-12-18 | Nippon Carbide Ind Co Inc | Multilayered wiring board and its manufacture |
-
1999
- 1999-12-24 EP EP99959169A patent/EP1142457A1/en not_active Withdrawn
- 1999-12-24 AU AU16465/00A patent/AU1646500A/en not_active Abandoned
- 1999-12-24 WO PCT/CH1999/000625 patent/WO2000041447A1/en not_active Application Discontinuation
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1220370A (en) * | 1968-08-13 | 1971-01-27 | Litton Industries Inc | Electrical circuit boards |
US4258468A (en) * | 1978-12-14 | 1981-03-31 | Western Electric Company, Inc. | Forming vias through multilayer circuit boards |
EP0342669A2 (en) * | 1988-05-20 | 1989-11-23 | Mitsubishi Gas Chemical Company, Inc. | Method for preparing thin copper foil-clad substrate for circuit boards |
US5063280A (en) * | 1989-07-24 | 1991-11-05 | Canon Kabushiki Kaisha | Method and apparatus for forming holes into printed circuit board |
US5662987A (en) * | 1995-02-17 | 1997-09-02 | International Business Machines Corporation | Multilayer printed wiring board and method of making same |
JPH09199861A (en) * | 1996-01-22 | 1997-07-31 | Hitachi Aic Inc | Multilayer printed wiring board and manufacture thereof |
JPH09199862A (en) * | 1996-01-22 | 1997-07-31 | Hitachi Aic Inc | Multilayer printed wiring board and manufacture thereof |
JPH1075069A (en) * | 1996-06-27 | 1998-03-17 | Samsung Electro Mech Co Ltd | Manufacture of build-up multi-layer printed circuit board using yag laser |
JPH10224040A (en) * | 1997-01-31 | 1998-08-21 | Nippon Carbide Ind Co Inc | Method for manufacturing multilayer wiring board |
JPH10335824A (en) * | 1997-05-28 | 1998-12-18 | Nippon Carbide Ind Co Inc | Multilayered wiring board and its manufacture |
JPH10335828A (en) * | 1997-05-28 | 1998-12-18 | Nippon Carbide Ind Co Inc | Multilayered wiring board and its manufacture |
JPH10335829A (en) * | 1997-05-28 | 1998-12-18 | Nippon Carbide Ind Co Inc | Multilayered wiring board and its manufacture |
Non-Patent Citations (6)
Title |
---|
A. KESTENBAUM ET AL.: "Laser Drilling of Microvias in Epoxy-Glass Printed Circuit Boards", IEEE TRANSACTIONS ON COMPONENTS,HYBRIDS,AND MANUFACTURING TECHNOLOGY., vol. 13, no. 4, December 1990 (1990-12-01), IEEE INC. NEW YORK., US, pages 1055 - 1062, XP000176849, ISSN: 0148-6411 * |
A. N. PARGELLIS ET AL.: "Formation of microvias in epoxy-glass composites by laser ablation", OPTICS AND LASER TECHNOLOGY, vol. 22, no. 3, June 1990 (1990-06-01), ELSEVIER SCIENCE PUBLISHERS BV., AMSTERDAM., NL, pages 205 - 207, XP000137239, ISSN: 0030-3992 * |
PATENT ABSTRACTS OF JAPAN vol. 97, no. 11 28 November 1997 (1997-11-28) * |
PATENT ABSTRACTS OF JAPAN vol. 98, no. 13 30 November 1998 (1998-11-30) * |
PATENT ABSTRACTS OF JAPAN vol. 98, no. 8 30 June 1998 (1998-06-30) * |
PATENT ABSTRACTS OF JAPAN vol. 99, no. 3 31 March 1999 (1999-03-31) * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2003086033A1 (en) * | 2002-04-09 | 2003-10-16 | Ppc Electronic Ag | Printed circuit board and method for producing the same |
US20210154772A1 (en) * | 2019-11-22 | 2021-05-27 | Medtronic, Inc. | Laser cutting system |
Also Published As
Publication number | Publication date |
---|---|
AU1646500A (en) | 2000-07-24 |
EP1142457A1 (en) | 2001-10-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE2261120C3 (en) | Laminated circuit cards made from multiple insulating plates provided with circuit patterns | |
DE2702844C2 (en) | Method of manufacturing a multilayer printed circuit | |
DE112011101132T5 (en) | Improved re-drilling of multilayer circuit boards | |
DE2539925A1 (en) | METHOD OF MANUFACTURING A MULTI-LAYER PRINTED CIRCUIT BOARD | |
DE102008016133B4 (en) | Printed circuit board and method for producing a printed circuit board | |
DE2946726A1 (en) | CIRCUIT BOARD WITH RIGID AND FLEXIBLE AREAS AND METHOD FOR THE PRODUCTION THEREOF | |
EP1620890A2 (en) | Electronic component as well as system support and panel for the production thereof | |
EP0175045A2 (en) | Method for the production of flexible printed circuit boards for high bending strain with conductive through-holes | |
DE4020498C2 (en) | Method for producing multiwire printed circuit boards with insulated metal conductors and / or optical conductors | |
WO2000031796A1 (en) | Method for producing an integrated circuit processed on both sides | |
DE4134172A1 (en) | Tape automated bonding interconnect device mfr. | |
DE102020102362B4 (en) | Component carrier with bridge structure in a through hole that meets the design rule for the minimum clearance | |
EP0195935A2 (en) | Process for manufacturing a circuit board comprising rigid and flexible parts for printed circuits | |
DE3544539A1 (en) | SEMICONDUCTOR ARRANGEMENT WITH METALIZING TRACKS OF DIFFERENT THICKNESS AND METHOD FOR THE PRODUCTION THEREOF | |
DE3245272A1 (en) | Method for producing miniaturised thick-film and thin-film circuits | |
WO2004030429A1 (en) | Method for the production of rigid/flexible circuit boards and circuit board with at least one rigid region and at least one flexible region | |
WO2000041447A1 (en) | Method for producing a multilayer printed circuit board | |
EP1097616A1 (en) | Method for producing printed circuit boards with rough conducting structures and at least one area with fine conducting structures | |
DE10127357C1 (en) | Manufacturing system for production of circuit structure on conductive plate uses two lasers with lenses illuminating two separate areas on plate | |
DE3931551A1 (en) | Copper and ceramic multilayer substrate prodn. - involving slitting of ceramic layers to avoid thermal stress damage | |
EP0931439B1 (en) | Method for building at least two wiring levels on electrically insulated supports | |
DE4232666C1 (en) | Process for the production of printed circuit boards | |
DE3810486A1 (en) | METHOD FOR PRODUCING CUSTOMIZED ELECTRICAL CIRCUITS, IN PARTICULAR PRINTED CIRCUITS | |
WO1993005631A1 (en) | Power electronics substrate and process for making it | |
DE19705003A1 (en) | Two-layer or multilayer circuit arrangement for SMD technique |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ENP | Entry into the national phase |
Ref country code: AU Ref document number: 2000 16465 Kind code of ref document: A Format of ref document f/p: F |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1999959169 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1999959169 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1999959169 Country of ref document: EP |