WO2000031652A3 - Reconfigurable programmable logic device computer system - Google Patents

Reconfigurable programmable logic device computer system Download PDF

Info

Publication number
WO2000031652A3
WO2000031652A3 PCT/US1999/027485 US9927485W WO0031652A3 WO 2000031652 A3 WO2000031652 A3 WO 2000031652A3 US 9927485 W US9927485 W US 9927485W WO 0031652 A3 WO0031652 A3 WO 0031652A3
Authority
WO
WIPO (PCT)
Prior art keywords
programmable logic
computer system
logic device
device computer
reconfigurable programmable
Prior art date
Application number
PCT/US1999/027485
Other languages
French (fr)
Other versions
WO2000031652A9 (en
WO2000031652A2 (en
Inventor
Stephen J Smith
Timothy J Southgate
Original Assignee
Altera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Altera Corp filed Critical Altera Corp
Priority to JP2000584401A priority Critical patent/JP2002530780A/en
Priority to EP99962804A priority patent/EP1138001B1/en
Priority to DE69910826T priority patent/DE69910826T2/en
Publication of WO2000031652A2 publication Critical patent/WO2000031652A2/en
Publication of WO2000031652A3 publication Critical patent/WO2000031652A3/en
Publication of WO2000031652A9 publication Critical patent/WO2000031652A9/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]

Abstract

A reconfigurable computer system based on programmable logic is provided. A system design language may be used to write applications. The applications may be automatically partitioned into software components and programmable logic resource components. A virtual computer operating system may be provided to schedule and allocate system resources. The virtual computer operating system may include a virtual logic manager that may increase the capabilities of programmable logic resources in the system.
PCT/US1999/027485 1998-11-20 1999-11-19 Reconfigurable programmable logic device computer system WO2000031652A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2000584401A JP2002530780A (en) 1998-11-20 1999-11-19 Reconfigurable programmable logic device computer system
EP99962804A EP1138001B1 (en) 1998-11-20 1999-11-19 Reconfigurable programmable logic device computer system
DE69910826T DE69910826T2 (en) 1998-11-20 1999-11-19 COMPUTER SYSTEM WITH RECONFIGURABLE PROGRAMMABLE LOGIC DEVICE

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10914298P 1998-11-20 1998-11-20
US60/109,142 1998-11-20

Publications (3)

Publication Number Publication Date
WO2000031652A2 WO2000031652A2 (en) 2000-06-02
WO2000031652A3 true WO2000031652A3 (en) 2000-12-28
WO2000031652A9 WO2000031652A9 (en) 2002-04-25

Family

ID=22326022

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1999/027485 WO2000031652A2 (en) 1998-11-20 1999-11-19 Reconfigurable programmable logic device computer system

Country Status (5)

Country Link
US (3) US6658564B1 (en)
EP (3) EP1351154A2 (en)
JP (5) JP2002530780A (en)
DE (1) DE69910826T2 (en)
WO (1) WO2000031652A2 (en)

Families Citing this family (124)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7266725B2 (en) 2001-09-03 2007-09-04 Pact Xpp Technologies Ag Method for debugging reconfigurable architectures
DE19651075A1 (en) 1996-12-09 1998-06-10 Pact Inf Tech Gmbh Unit for processing numerical and logical operations, for use in processors (CPU's), multi-computer systems, data flow processors (DFP's), digital signal processors (DSP's) or the like
DE19654595A1 (en) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh I0 and memory bus system for DFPs as well as building blocks with two- or multi-dimensional programmable cell structures
EP1329816B1 (en) 1996-12-27 2011-06-22 Richter, Thomas Method for automatic dynamic unloading of data flow processors (dfp) as well as modules with bidimensional or multidimensional programmable cell structures (fpgas, dpgas or the like)
US6542998B1 (en) 1997-02-08 2003-04-01 Pact Gmbh Method of self-synchronization of configurable elements of a programmable module
US8686549B2 (en) 2001-09-03 2014-04-01 Martin Vorbach Reconfigurable elements
DE19861088A1 (en) 1997-12-22 2000-02-10 Pact Inf Tech Gmbh Repairing integrated circuits by replacing subassemblies with substitutes
US9195784B2 (en) * 1998-08-31 2015-11-24 Cadence Design Systems, Inc. Common shared memory in a verification system
EP1351154A2 (en) 1998-11-20 2003-10-08 Altera Corporation Reconfigurable programmable logic device computer system
JP2003505753A (en) 1999-06-10 2003-02-12 ペーアーツェーテー インフォルマツィオーンステヒノロギー ゲゼルシャフト ミット ベシュレンクテル ハフツング Sequence division method in cell structure
GB0012773D0 (en) * 2000-05-25 2000-07-19 Radioscape Ltd Programmable single-chip device and related development environment
US6732263B1 (en) 2000-06-12 2004-05-04 Altera Corporation Configuring both a programmable logic device and its embedded logic with a single serialized configuration bit stream
DE50115584D1 (en) 2000-06-13 2010-09-16 Krass Maren PIPELINE CT PROTOCOLS AND COMMUNICATION
US7343594B1 (en) 2000-08-07 2008-03-11 Altera Corporation Software-to-hardware compiler with symbol set inference analysis
EP1356400A2 (en) * 2000-08-07 2003-10-29 Altera Corporation Inter-device communication interface
WO2002033504A2 (en) * 2000-10-02 2002-04-25 Altera Corporation Programmable logic integrated circuit devices including dedicated processor components
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
AU2001295716A1 (en) * 2000-10-12 2002-04-22 Celoxica Limited System and method for an operating system in a reconfigurable logic device
NZ508052A (en) 2000-11-09 2003-06-30 Derek Ward Programmable controller
GB0028079D0 (en) * 2000-11-17 2001-01-03 Imperial College System and method
US7213231B1 (en) * 2001-01-11 2007-05-01 Cisco Technology, Inc. Cross-spectrum application model for dynamic computing environments in software lifecycle
EP1229445A1 (en) * 2001-02-02 2002-08-07 Cluster Labs GmbH Method and apparatus for operating a computer system
US7844796B2 (en) 2001-03-05 2010-11-30 Martin Vorbach Data processing device and method
US9411532B2 (en) 2001-09-07 2016-08-09 Pact Xpp Technologies Ag Methods and systems for transferring data between a processing device and external devices
US7444531B2 (en) 2001-03-05 2008-10-28 Pact Xpp Technologies Ag Methods and devices for treating and processing data
US9141390B2 (en) 2001-03-05 2015-09-22 Pact Xpp Technologies Ag Method of processing data with an array of data processors according to application ID
US9552047B2 (en) 2001-03-05 2017-01-24 Pact Xpp Technologies Ag Multiprocessor having runtime adjustable clock and clock dependent power supply
US9436631B2 (en) 2001-03-05 2016-09-06 Pact Xpp Technologies Ag Chip including memory element storing higher level memory data on a page by page basis
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
US9250908B2 (en) 2001-03-05 2016-02-02 Pact Xpp Technologies Ag Multi-processor bus and cache interconnection system
US7840777B2 (en) * 2001-05-04 2010-11-23 Ascenium Corporation Method and apparatus for directing a computational array to execute a plurality of successive computational array instructions at runtime
US10031733B2 (en) 2001-06-20 2018-07-24 Scientia Sol Mentis Ag Method for processing data
AU2002347560A1 (en) 2001-06-20 2003-01-02 Pact Xpp Technologies Ag Data processing method
US20030033374A1 (en) * 2001-07-24 2003-02-13 Condor Engineering, Inc. Method and system for implementing a communications core on a single programmable device
DE10139610A1 (en) * 2001-08-11 2003-03-06 Daimler Chrysler Ag Universal computer architecture
US7996827B2 (en) 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US7434191B2 (en) 2001-09-03 2008-10-07 Pact Xpp Technologies Ag Router
US7257815B2 (en) * 2001-09-05 2007-08-14 Microsoft Corporation Methods and system of managing concurrent access to multiple resources
US20030056091A1 (en) * 2001-09-14 2003-03-20 Greenberg Craig B. Method of scheduling in a reconfigurable hardware architecture with multiple hardware configurations
US8686475B2 (en) 2001-09-19 2014-04-01 Pact Xpp Technologies Ag Reconfigurable elements
US7015919B1 (en) * 2002-01-08 2006-03-21 Apple Computer, Inc. Virtualization of graphics resources
US7768522B2 (en) * 2002-01-08 2010-08-03 Apple Inc. Virtualization of graphics resources and thread blocking
US6809735B1 (en) * 2002-01-08 2004-10-26 Apple Computer, Inc. Virtualization of graphics resources
US6809736B1 (en) * 2002-01-08 2004-10-26 Apple Computer, Inc. Virtualization of graphics resources
WO2003060747A2 (en) * 2002-01-19 2003-07-24 Pact Xpp Technologies Ag Reconfigurable processor
AU2003214003A1 (en) 2002-02-18 2003-09-09 Pact Xpp Technologies Ag Bus systems and method for reconfiguration
US9170812B2 (en) 2002-03-21 2015-10-27 Pact Xpp Technologies Ag Data processing system having integrated pipelined array data processor
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
AU2003286131A1 (en) 2002-08-07 2004-03-19 Pact Xpp Technologies Ag Method and device for processing data
EP1537486A1 (en) 2002-09-06 2005-06-08 PACT XPP Technologies AG Reconfigurable sequencer structure
US7194615B2 (en) * 2002-09-17 2007-03-20 Nokia Corporation Reconfigurable apparatus being configurable to operate in a logarithmic scale
US8276135B2 (en) * 2002-11-07 2012-09-25 Qst Holdings Llc Profiling of software and circuit designs utilizing data operation analyses
US7424710B1 (en) * 2002-12-18 2008-09-09 Vmware, Inc. TCP/IP offloading for virtual machines
US8639487B1 (en) * 2003-03-25 2014-01-28 Cadence Design Systems, Inc. Method for multiple processor system-on-a-chip hardware and software cogeneration
JP4665760B2 (en) * 2003-06-25 2011-04-06 日本電気株式会社 Electronic computer, semiconductor integrated circuit, control method, program generation method, and program
EP1676208A2 (en) 2003-08-28 2006-07-05 PACT XPP Technologies AG Data processing device and method
GB2407178B (en) * 2003-10-17 2006-07-12 Toshiba Res Europ Ltd Reconfigurable signal processing module
US7986328B2 (en) * 2004-02-26 2011-07-26 Hewlett-Packard Development Company, L.P. Graphics optimization system and method
JP4497993B2 (en) 2004-04-16 2010-07-07 株式会社日立製作所 Electronic distribution distribution control system and method
JP2005309644A (en) 2004-04-20 2005-11-04 Hitachi Ltd Resource control method and its system
US20050278517A1 (en) * 2004-05-19 2005-12-15 Kar-Lik Wong Systems and methods for performing branch prediction in a variable length instruction set microprocessor
US7623660B1 (en) 2004-07-20 2009-11-24 Xilinx, Inc. Method and system for pipelined decryption
US7689726B1 (en) * 2004-10-01 2010-03-30 Xilinx, Inc. Bootable integrated circuit device for readback encoding of configuration data
US7328335B1 (en) 2004-10-01 2008-02-05 Xilinx, Inc. Bootable programmable logic device for internal decoding of encoded configuration data
US7199608B1 (en) * 2005-02-17 2007-04-03 Xilinx, Inc. Programmable logic device and method of configuration
US20060200603A1 (en) * 2005-03-01 2006-09-07 Naoto Kaneko Dynamic resource allocation for a reconfigurable IC
US7805593B1 (en) * 2005-03-24 2010-09-28 Xilinx, Inc. Real-time performance monitoring using a system implemented in an integrated circuit
US7774299B2 (en) * 2005-05-09 2010-08-10 Microsoft Corporation Flow computing
DE102005021749A1 (en) * 2005-05-11 2006-11-16 Fachhochschule Dortmund Program-controlled information processing method, involves initiating information processing operations in selected resources, and disconnecting connections that are no longer needed between selected resources
US9874923B1 (en) * 2005-05-30 2018-01-23 Invent.Ly, Llc Power management for a self-powered device scheduling a dynamic process
US7650603B2 (en) * 2005-07-08 2010-01-19 Microsoft Corporation Resource management for virtualization of graphics adapters
US7512850B2 (en) 2005-07-15 2009-03-31 Tabula, Inc. Checkpointing user design states in a configurable IC
US9049243B2 (en) * 2005-09-28 2015-06-02 Photobucket Corporation System and method for allowing a user to opt for automatic or selectively sending of media
US9009265B2 (en) * 2005-09-28 2015-04-14 Photobucket Corporation System and method for automatic transfer of data from one device to another
BRPI0616699A2 (en) * 2005-09-28 2011-06-28 Ontela Inc method and system for establishing a service-application execution environment on a heterogeneously distributed computing system and a user-friendly data transfer service application within the service-application execution environment
JP5016807B2 (en) * 2005-10-07 2012-09-05 株式会社日立ハイテクノロジーズ Data processing system
US7779286B1 (en) 2005-10-28 2010-08-17 Altera Corporation Design tool clock domain crossing management
US7769929B1 (en) * 2005-10-28 2010-08-03 Altera Corporation Design tool selection and implementation of port adapters
JP4978006B2 (en) 2006-01-05 2012-07-18 日本電気株式会社 Data processing apparatus and data processing method
EP1974265A1 (en) 2006-01-18 2008-10-01 PACT XPP Technologies AG Hardware definition method
US7379777B2 (en) * 2006-01-24 2008-05-27 National Instruments Corporation System and method for automatically updating the memory map of a programmable logic controller to customized hardware
JP2007207136A (en) 2006-02-06 2007-08-16 Nec Corp Data processor, data processing method, and data processing program
US7533362B1 (en) * 2006-03-20 2009-05-12 Altera Corporation Allocating hardware resources for high-level language code sequences
US7636796B2 (en) * 2006-09-15 2009-12-22 Microsoft Corporation Smart interconnect for modular multi-component embedded devices
US9665970B2 (en) * 2006-09-19 2017-05-30 Imagination Technologies Limited Variable-sized concurrent grouping for multiprocessing
US9424270B1 (en) 2006-09-28 2016-08-23 Photobucket Corporation System and method for managing media files
KR100883655B1 (en) * 2006-12-04 2009-02-18 삼성전자주식회사 System and method for switching context in reconfigurable processor
US20080222581A1 (en) * 2007-03-09 2008-09-11 Mips Technologies, Inc. Remote Interface for Managing the Design and Configuration of an Integrated Circuit Semiconductor Design
US8103987B2 (en) * 2007-03-09 2012-01-24 Mips Technologies, Inc. System and method for managing the design and configuration of an integrated circuit semiconductor design
US8069425B2 (en) 2007-06-27 2011-11-29 Tabula, Inc. Translating a user design in a configurable IC for debugging the user design
US7595655B2 (en) 2007-06-27 2009-09-29 Tabula, Inc. Retrieving data from a configurable IC
US7839162B2 (en) 2007-06-27 2010-11-23 Tabula, Inc. Configurable IC with deskewing circuits
US8990651B2 (en) 2007-09-19 2015-03-24 Tabula, Inc. Integrated circuit (IC) with primary and secondary networks and device containing such an IC
US20090106755A1 (en) * 2007-10-19 2009-04-23 Sundeep Chandhoke Programmable Controller with Multiple Processors Using Scanning and Data Acquisition Architectures
US9336051B2 (en) * 2007-10-19 2016-05-10 National Instruments Corporation Programmable controller with multiple processors using a scanning architecture
JP5119902B2 (en) * 2007-12-19 2013-01-16 富士通セミコンダクター株式会社 Dynamic reconfiguration support program, dynamic reconfiguration support method, dynamic reconfiguration circuit, dynamic reconfiguration support device, and dynamic reconfiguration system
US8429394B1 (en) 2008-03-12 2013-04-23 Stone Ridge Technology Reconfigurable computing system that shares processing between a host processor and one or more reconfigurable hardware modules
WO2009151445A1 (en) * 2008-06-10 2009-12-17 Hewlett-Packard Development Company, L.P. Method and apparatus for configuring a hypervisor during a downtime state
WO2010016857A1 (en) * 2008-08-04 2010-02-11 Tabula, Inc. Trigger circuits and event counters for an ic
MX2011004514A (en) * 2008-10-30 2011-05-24 Nokia Corp Software defined radio.
JP5507136B2 (en) * 2009-07-09 2014-05-28 株式会社日立製作所 Management apparatus and method, and computer system
US8072234B2 (en) 2009-09-21 2011-12-06 Tabula, Inc. Micro-granular delay testing of configurable ICs
US20110106522A1 (en) * 2009-11-05 2011-05-05 Chinya Gautham N virtual platform for prototyping system-on-chip designs
JP5371109B2 (en) * 2010-02-23 2013-12-18 日本電気株式会社 Migration method
US8364946B2 (en) * 2010-03-22 2013-01-29 Ishebabi Harold Reconfigurable computing system and method of developing application for deployment on the same
DE102010035102A1 (en) * 2010-08-23 2012-04-19 Bürkert Werke GmbH Control unit for fluidic systems
US9553590B1 (en) 2012-10-29 2017-01-24 Altera Corporation Configuring programmable integrated circuit device resources as processing elements
KR102014721B1 (en) * 2013-01-29 2019-10-21 삼성전자 주식회사 Programmable intelligent storage architecture based on application and business requirements
US9577643B1 (en) 2013-11-26 2017-02-21 Altera Corporation Secure partial reconfiguration regions
US10452392B1 (en) 2015-01-20 2019-10-22 Altera Corporation Configuring programmable integrated circuit device resources as processors
US9805152B1 (en) * 2016-02-17 2017-10-31 Xilinx, Inc. Compilation of system designs
US10110233B2 (en) 2016-06-23 2018-10-23 Altera Corporation Methods for specifying processor architectures for programmable integrated circuits
US10394990B1 (en) * 2016-09-27 2019-08-27 Altera Corporation Initial condition support for partial reconfiguration
US11099894B2 (en) 2016-09-28 2021-08-24 Amazon Technologies, Inc. Intermediate host integrated circuit between virtual machine instance and customer programmable logic
US10338135B2 (en) 2016-09-28 2019-07-02 Amazon Technologies, Inc. Extracting debug information from FPGAs in multi-tenant environments
US10162921B2 (en) 2016-09-29 2018-12-25 Amazon Technologies, Inc. Logic repository service
US10282330B2 (en) 2016-09-29 2019-05-07 Amazon Technologies, Inc. Configurable logic platform with multiple reconfigurable regions
US10250572B2 (en) 2016-09-29 2019-04-02 Amazon Technologies, Inc. Logic repository service using encrypted configuration data
US10642492B2 (en) 2016-09-30 2020-05-05 Amazon Technologies, Inc. Controlling access to previously-stored logic in a reconfigurable logic device
US10423438B2 (en) * 2016-09-30 2019-09-24 Amazon Technologies, Inc. Virtual machines controlling separate subsets of programmable hardware
US11115293B2 (en) 2016-11-17 2021-09-07 Amazon Technologies, Inc. Networked programmable logic service provider
KR102559581B1 (en) * 2018-05-23 2023-07-25 삼성전자주식회사 Storage device including reconfigurable logic and method of operating the storage device
US10891132B2 (en) 2019-05-23 2021-01-12 Xilinx, Inc. Flow convergence during hardware-software design for heterogeneous and programmable devices

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0419105A2 (en) * 1989-09-21 1991-03-27 Texas Instruments Incorporated Integrated circuit having an embedded digital signal processor
EP0445913A2 (en) * 1990-03-07 1991-09-11 Advanced Micro Devices, Inc. An apparatus and method for allocation of resources in programmable logic devices
US5142625A (en) * 1985-06-12 1992-08-25 Minolta Camera Kabushiki Kaisha One-chip microcomputer including a programmable logic array for interrupt control
WO1994010627A1 (en) * 1992-11-05 1994-05-11 Giga Operations Corporation System for compiling algorithmic language source code into hardware
EP0759662A2 (en) * 1995-08-18 1997-02-26 Xilinx, Inc. Time multiplexed programmable logic device
WO1997013209A1 (en) * 1995-10-03 1997-04-10 Telefonaktiebolaget L M Ericsson (Publ) Method of producing a digital signal processor
EP0801351A2 (en) * 1996-04-11 1997-10-15 International Computers Limited Integrated circuit processor
US5684980A (en) * 1992-07-29 1997-11-04 Virtual Computer Corporation FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in response to those instructions

Family Cites Families (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1444084A (en) 1972-06-21 1976-07-28 Honeywell Inf Systems Generalized logic device
US5134884A (en) * 1986-05-02 1992-08-04 Forrest Anderson Single pulse imaging device
US5068823A (en) * 1988-07-11 1991-11-26 Star Semiconductor Corporation Programmable integrated circuit using topological and parametric data to selectively connect and configure different high level functional blocks thereof
US5541849A (en) * 1990-04-06 1996-07-30 Lsi Logic Corporation Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of timing parameters
JPH04314133A (en) * 1991-04-11 1992-11-05 Nec Corp Information processor
JPH04355867A (en) * 1991-05-31 1992-12-09 Oki Electric Ind Co Ltd System for distributed processing
US5579530A (en) * 1992-06-11 1996-11-26 Intel Corporation Method and apparatus for dynamically allocating access time to a resource shared between a peripheral bus and a host bus by dynamically controlling the size of burst data transfers on the peripheral bus
US5442792A (en) * 1992-08-07 1995-08-15 Hughes Aircraft Company Expert system compilation method
GB9223226D0 (en) * 1992-11-05 1992-12-16 Algotronix Ltd Improved configurable cellular array (cal ii)
US5361373A (en) * 1992-12-11 1994-11-01 Gilson Kent L Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfigurable instruction execution means and method therefor
JPH06301522A (en) * 1993-04-09 1994-10-28 Sony Corp Computer system constituting method
JPH0784754A (en) * 1993-09-14 1995-03-31 Toshiba Corp Electronic computer
US5535406A (en) * 1993-12-29 1996-07-09 Kolchinsky; Alexander Virtual processor module including a reconfigurable programmable matrix
US6044211A (en) * 1994-03-14 2000-03-28 C.A.E. Plus, Inc. Method for graphically representing a digital device as a behavioral description with data and control flow elements, and for converting the behavioral description to a structural description
US5761484A (en) * 1994-04-01 1998-06-02 Massachusetts Institute Of Technology Virtual interconnections for reconfigurable logic systems
US5484740A (en) * 1994-06-06 1996-01-16 Motorola, Inc. Method of manufacturing a III-V semiconductor gate structure
US5548228A (en) * 1994-09-28 1996-08-20 Altera Corporation Reconfigurable programmable logic device having static and non-volatile memory
GB9508931D0 (en) * 1995-05-02 1995-06-21 Xilinx Inc Programmable switch for FPGA input/output signals
JPH08305547A (en) * 1995-05-11 1996-11-22 Oki Electric Ind Co Ltd Computer employing pld, compiler and operating system
US5859878A (en) * 1995-08-31 1999-01-12 Northrop Grumman Corporation Common receive module for a programmable digital radio
KR0180058B1 (en) * 1995-09-13 1999-04-01 이민화 Ultrasonic diagnostic system storing compressed data to cine memory
US5819064A (en) 1995-11-08 1998-10-06 President And Fellows Of Harvard College Hardware extraction technique for programmable reduced instruction set computers
JP3075166B2 (en) * 1996-02-13 2000-08-07 日本電気株式会社 Remote maintenance system
US5968161A (en) * 1996-08-29 1999-10-19 Altera Corporation FPGA based configurable CPU additionally including second programmable section for implementation of custom hardware support
JPH1078932A (en) * 1996-09-04 1998-03-24 Hitachi Ltd Reconfigurable network computer
GB2317245A (en) 1996-09-12 1998-03-18 Sharp Kk Re-timing compiler integrated circuit design
US5946219A (en) * 1996-10-30 1999-08-31 Atmel Corporation Method and system for configuring an array of logic devices
US5822570A (en) * 1996-10-30 1998-10-13 Microsoft Corporation System and method for parsing and executing a single instruction stream using a plurality of tightly coupled parsing and execution units
JPH10171645A (en) * 1996-12-12 1998-06-26 Fujitsu Ltd Information processor
DE19654593A1 (en) * 1996-12-20 1998-07-02 Pact Inf Tech Gmbh Reconfiguration procedure for programmable blocks at runtime
US5835734A (en) * 1997-03-07 1998-11-10 California Institute Of Technology Electronic processing and control system with programmable hardware
JP3125863B2 (en) * 1997-04-01 2001-01-22 富士ゼロックス株式会社 Print processing device
US6219149B1 (en) 1997-04-01 2001-04-17 Fuji Xerox Co., Ltd. Print processing apparatus
US6085317A (en) * 1997-08-15 2000-07-04 Altera Corporation Reconfigurable computer architecture using programmable logic devices
US5966534A (en) 1997-06-27 1999-10-12 Cooke; Laurence H. Method for compiling high level programming languages into an integrated processor with reconfigurable logic
US6608638B1 (en) * 2000-02-07 2003-08-19 National Instruments Corporation System and method for configuring a programmable hardware instrument to perform measurement functions utilizing estimation of the hardware implentation and management of hardware resources
US6219628B1 (en) * 1997-08-18 2001-04-17 National Instruments Corporation System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations
US6226776B1 (en) * 1997-09-16 2001-05-01 Synetry Corporation System for converting hardware designs in high-level programming language to hardware implementations
JP4212676B2 (en) * 1998-02-12 2009-01-21 富士ゼロックス株式会社 Information processing system and information processing method
US6011740A (en) * 1998-03-04 2000-01-04 Xilinx, Inc. Structure and method for providing additional configuration memories on an FPGA
US5999990A (en) * 1998-05-18 1999-12-07 Motorola, Inc. Communicator having reconfigurable resources
US6282627B1 (en) * 1998-06-29 2001-08-28 Chameleon Systems, Inc. Integrated processor and programmable data path chip for reconfigurable computing
EP1351154A2 (en) 1998-11-20 2003-10-08 Altera Corporation Reconfigurable programmable logic device computer system
GB9828381D0 (en) 1998-12-22 1999-02-17 Isis Innovation Hardware/software codesign system
US6068823A (en) * 1999-01-15 2000-05-30 The University Of Houston System Process for the benign direct fixation and conversion of nitrogen oxides
US6477683B1 (en) * 1999-02-05 2002-11-05 Tensilica, Inc. Automated processor generation system for designing a configurable processor and method for the same
WO2000063719A1 (en) 1999-04-20 2000-10-26 Synthes Ag Chur Device for the percutaneous obtainment of 3d-coordinates on the surface of a human or animal organ
US6457173B1 (en) * 1999-08-20 2002-09-24 Hewlett-Packard Company Automatic design of VLIW instruction formats
US6745160B1 (en) * 1999-10-08 2004-06-01 Nec Corporation Verification of scheduling in the presence of loops using uninterpreted symbolic simulation
US6625797B1 (en) * 2000-02-10 2003-09-23 Xilinx, Inc. Means and method for compiling high level software languages into algorithmically equivalent hardware representations
US6510546B1 (en) * 2000-07-13 2003-01-21 Xilinx, Inc. Method and apparatus for pre-routing dynamic run-time reconfigurable logic cores
EP1356400A2 (en) * 2000-08-07 2003-10-29 Altera Corporation Inter-device communication interface

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5142625A (en) * 1985-06-12 1992-08-25 Minolta Camera Kabushiki Kaisha One-chip microcomputer including a programmable logic array for interrupt control
EP0419105A2 (en) * 1989-09-21 1991-03-27 Texas Instruments Incorporated Integrated circuit having an embedded digital signal processor
EP0445913A2 (en) * 1990-03-07 1991-09-11 Advanced Micro Devices, Inc. An apparatus and method for allocation of resources in programmable logic devices
US5684980A (en) * 1992-07-29 1997-11-04 Virtual Computer Corporation FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in response to those instructions
WO1994010627A1 (en) * 1992-11-05 1994-05-11 Giga Operations Corporation System for compiling algorithmic language source code into hardware
EP0759662A2 (en) * 1995-08-18 1997-02-26 Xilinx, Inc. Time multiplexed programmable logic device
WO1997013209A1 (en) * 1995-10-03 1997-04-10 Telefonaktiebolaget L M Ericsson (Publ) Method of producing a digital signal processor
EP0801351A2 (en) * 1996-04-11 1997-10-15 International Computers Limited Integrated circuit processor

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
"MIT PROGRAMMIERBARER LOGIK VERHEIRATED", ELEKTRONIK,DE,FRANZIS VERLAG GMBH. MUNCHEN, vol. 47, no. 7, 31 March 1998 (1998-03-31), pages 38, XP000778333, ISSN: 0013-5658 *
EDWARDS M D ET AL: "SOFTWARE ACCELERATION USING PROGRAMMABLE HARDWARE DEVICES", IEE PROCEEDINGS: COMPUTERS AND DIGITAL TECHNIQUES,GB,IEE, vol. 143, no. 1, 1996, pages 55 - 63, XP000554820, ISSN: 1350-2387 *
WIRTHLIN M J ET AL: "IMPROVING FUNCTIONAL DENSITY USING RUN-TIME CIRCUIT RECONFIGURATION", IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS,US,IEEE INC. NEW YORK, vol. 6, no. 2, 1 June 1998 (1998-06-01), pages 247 - 256, XP000754157, ISSN: 1063-8210 *

Also Published As

Publication number Publication date
JP2012252712A (en) 2012-12-20
EP1351154A2 (en) 2003-10-08
EP1138001B1 (en) 2003-08-27
JP5050069B2 (en) 2012-10-17
JP5509107B2 (en) 2014-06-04
EP1351153A3 (en) 2008-11-05
US6658564B1 (en) 2003-12-02
JP2011090710A (en) 2011-05-06
DE69910826D1 (en) 2003-10-02
JP2010170572A (en) 2010-08-05
JP2002530780A (en) 2002-09-17
EP1138001A2 (en) 2001-10-04
USRE42444E1 (en) 2011-06-07
JP2014059905A (en) 2014-04-03
DE69910826T2 (en) 2004-06-17
EP1351153A2 (en) 2003-10-08
US20040098569A1 (en) 2004-05-20
WO2000031652A2 (en) 2000-06-02
US7171548B2 (en) 2007-01-30

Similar Documents

Publication Publication Date Title
WO2000031652A3 (en) Reconfigurable programmable logic device computer system
GB2348352B (en) Force feedback system including multi-tasking graphical host environment and interface device
CA2295273A1 (en) Dynamic resource reallocation
IL123700A0 (en) Computer resource proportional utilization and response time scheduling
DE69833914D1 (en) Architecture of a multiprocessor computer with several operating system instances and software-controlled resource allocation
EP0230353A3 (en) Coprocessor management in a virtual memory virtual machine data processing system
EP0351984A3 (en) Programmable interface for computer system peripheral circuit card
WO2001052064A3 (en) Protection domains for a computer operating system
EP0674281A3 (en) Computer system for management of resources.
AU2514495A (en) Unified hierarchical and tear-off menus in a graphical, event-driven computer system
AU5470700A (en) Method and system of linking a smart device description file with the logic of an application program
CA2319017A1 (en) Object-oriented global resource conflict resolver
EP0384570A3 (en) Compatible expanded programmable option select system
WO2003060662A3 (en) A reconfigurable digital processing system for space
WO2001061525A3 (en) Reconfigurable logic for a computer
MXPA94005158A (en) Agent-based programming interface for multi-directional application.
WO1998027478A3 (en) Overflow agents
Bruyninckx Real-time and embedded guide
EP1164482A3 (en) System and method for interactive communication between objects in a distributed computing environment
EP0796466B1 (en) An improved method and apparatus for embedding a real-time multi-tasking kernel in a non-real-time operating system
WO1998006018A3 (en) Computer capable of modem reset in case of modem down due to external communication hazard
EP0744691A3 (en) Method and apparatus for improving utilization of limited resources in a portable electronic device
Curtice Principles of data-driven systems.
Menascé Performance prediction of parallel applications on networks of workstations
Zasov et al. On the frequency of occurrence of disk galaxies with a" two-humped" curve of rotation.

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2000 584401

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 1999962804

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1999962804

Country of ref document: EP

CR1 Correction of entry in section i

Free format text: PAT. BUL. 16/2002 UNDER (81) ADD "JP, KR, US"

WWG Wipo information: grant in national office

Ref document number: 1999962804

Country of ref document: EP