WO2000017726A3 - Switchable master/slave memory controller - Google Patents

Switchable master/slave memory controller Download PDF

Info

Publication number
WO2000017726A3
WO2000017726A3 PCT/US1999/018849 US9918849W WO0017726A3 WO 2000017726 A3 WO2000017726 A3 WO 2000017726A3 US 9918849 W US9918849 W US 9918849W WO 0017726 A3 WO0017726 A3 WO 0017726A3
Authority
WO
WIPO (PCT)
Prior art keywords
master
memory controller
memory devices
slave memory
computer
Prior art date
Application number
PCT/US1999/018849
Other languages
French (fr)
Other versions
WO2000017726A2 (en
Inventor
Daehun David Chin
Original Assignee
Computron
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Computron filed Critical Computron
Priority to AU64952/99A priority Critical patent/AU6495299A/en
Publication of WO2000017726A2 publication Critical patent/WO2000017726A2/en
Publication of WO2000017726A3 publication Critical patent/WO2000017726A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4406—Loading of operating system
    • G06F9/441—Multiboot arrangements, i.e. selecting an operating system to be loaded

Abstract

A switching device (54) allows a user to select one of a plurality of memory devices (50 and 52) as a 'master' device, while the remaining memory devices (50 and 52) function as 'slave' devices. If a different operating system software is stored on each of the memory devices, the computer (40) will load and run the operating system stored on the master drive when the computer is first turned on. The system provides a fast and efficient method for data storage, loading of operating systems, and switching between operating systems.
PCT/US1999/018849 1998-09-18 1999-09-10 Switchable master/slave memory controller WO2000017726A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU64952/99A AU6495299A (en) 1998-09-18 1999-09-10 Multiple operating system controller for a computer

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US29147498A 1998-09-18 1998-09-18
US09/291,474 1998-09-18
US37184099A 1999-08-11 1999-08-11
US09/371,840 1999-08-11

Publications (2)

Publication Number Publication Date
WO2000017726A2 WO2000017726A2 (en) 2000-03-30
WO2000017726A3 true WO2000017726A3 (en) 2000-09-08

Family

ID=26966801

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1999/018849 WO2000017726A2 (en) 1998-09-18 1999-09-10 Switchable master/slave memory controller

Country Status (2)

Country Link
AU (1) AU6495299A (en)
WO (1) WO2000017726A2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2388445A (en) * 2002-01-23 2003-11-12 Amin Hamad Alzuhair Master/slave switching device
CN100573435C (en) * 2006-08-18 2009-12-23 福昭科技（深圳）有限公司 A kind of mass storage device based on flash memory
US20130299325A1 (en) * 2011-06-06 2013-11-14 Andrew (Andrzej) Lewicki "On - on master switch"

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3781811A (en) * 1967-09-14 1973-12-25 Tokyo Shibaura Electric Co Memory protective systems for computers
US4376973A (en) * 1979-02-13 1983-03-15 The Secretary Of State For Defence In Her Britannic Majesty's Government Of The United Kingdom Of Great Britain And Northern Ireland Digital data processing apparatus
US5131085A (en) * 1989-12-04 1992-07-14 International Business Machines Corporation High performance shared main storage interface
US5167028A (en) * 1989-11-13 1992-11-24 Lucid Corporation System for controlling task operation of slave processor by switching access to shared memory banks by master processor
US5265201A (en) * 1989-11-01 1993-11-23 Audio Precision, Inc. Master-slave processor human interface system
US5732041A (en) * 1993-08-19 1998-03-24 Mmc Networks, Inc. Memory interface unit, shared memory switch system and associated method
US5761460A (en) * 1996-07-19 1998-06-02 Compaq Computer Corporation Reconfigurable dual master IDE interface
US5901276A (en) * 1994-12-22 1999-05-04 Konica Corporation Image forming apparatus having an interface to connect with other image forming apparatus

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3781811A (en) * 1967-09-14 1973-12-25 Tokyo Shibaura Electric Co Memory protective systems for computers
US4376973A (en) * 1979-02-13 1983-03-15 The Secretary Of State For Defence In Her Britannic Majesty's Government Of The United Kingdom Of Great Britain And Northern Ireland Digital data processing apparatus
US5265201A (en) * 1989-11-01 1993-11-23 Audio Precision, Inc. Master-slave processor human interface system
US5167028A (en) * 1989-11-13 1992-11-24 Lucid Corporation System for controlling task operation of slave processor by switching access to shared memory banks by master processor
US5131085A (en) * 1989-12-04 1992-07-14 International Business Machines Corporation High performance shared main storage interface
US5732041A (en) * 1993-08-19 1998-03-24 Mmc Networks, Inc. Memory interface unit, shared memory switch system and associated method
US5901276A (en) * 1994-12-22 1999-05-04 Konica Corporation Image forming apparatus having an interface to connect with other image forming apparatus
US5761460A (en) * 1996-07-19 1998-06-02 Compaq Computer Corporation Reconfigurable dual master IDE interface

Also Published As

Publication number Publication date
AU6495299A (en) 2000-04-10
WO2000017726A2 (en) 2000-03-30

Similar Documents

Publication Publication Date Title
CA2264232A1 (en) Systems and methods for providing dynamic data referencing in a generic data exchange environment
CA2305172A1 (en) System and method for managing application installation for a mobile device
EP1843249A3 (en) Storage controllers for asynchronous mirroring
EP0987628A3 (en) A networked vehicle implementing plug & play with javabeans TM
CA2240881A1 (en) Shared intelligence automated access control system
WO2004051471A3 (en) Cross partition sharing of state information
EP0769744A3 (en) System and method for sharing multiple storage arrays by multiple host computer systems
CA2156538A1 (en) Malfunction Power Switch and Feedback Led for Suspend Systems
CA2306021A1 (en) Integrated communications architecture on a mobile device
WO1998040972A3 (en) Code division multiple access communication system
AU6832994A (en) Storage manager for computer system
EP1411432A3 (en) Storage system for data back-up in a heterogeneous computer system
WO1997049023A3 (en) Dynamic device driver
WO2004051479A3 (en) Heartbeat mechanism for cluster systems
WO2002025501A3 (en) Retrieving data from a server
EP0747822A3 (en) External storage system with redundant storage controllers
EP1035465A3 (en) Disk storage apparatus and computer system using the same
AU8089798A (en) Modifiable partition boot record for a computer memory device
EP0332910A3 (en) Memory system having predictive module selection
CA2192617A1 (en) System for manufacturing blinds
WO1999008173A3 (en) Object oriented data storage device
WO2001042985A3 (en) Sharing data between operating systems
WO2000077606A3 (en) Intelligent storage area network
WO2004001597A3 (en) Multitask control device and music data reproduction device
WO2000017726A3 (en) Switchable master/slave memory controller

Legal Events

Date Code Title Description
ENP Entry into the national phase

Ref country code: AU

Ref document number: 1999 64952

Kind code of ref document: A

Format of ref document f/p: F

AK Designated states

Kind code of ref document: A2

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase