WO1999067946A1 - Hdtv channel equalizer - Google Patents
Hdtv channel equalizer Download PDFInfo
- Publication number
- WO1999067946A1 WO1999067946A1 PCT/US1999/012143 US9912143W WO9967946A1 WO 1999067946 A1 WO1999067946 A1 WO 1999067946A1 US 9912143 W US9912143 W US 9912143W WO 9967946 A1 WO9967946 A1 WO 9967946A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- dff
- decision
- equalizer
- fff
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/015—High-definition television systems
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/14—Picture signal circuitry for video frequency region
- H04N5/21—Circuitry for suppressing or minimising disturbance, e.g. moiré or halo
- H04N5/211—Ghost signal cancellation
Definitions
- This invention concerns adaptive equalization of a video signal transmission channel which may contain high definition television information.
- Timing recovery is a process by which a receiver clock (timebase) is synchronized to a transmitter clock. This permits the received signal to be sampled at the optimum point in time to reduce the chance of a slicing error associated with decision-directed processing of received symbol values.
- Carrier recovery is a process by which a received RF signal, after being frequency down converted to a lower intermediate frequency passband (eg., near baseband), is frequency shifted to baseband to permit recovery of the modulating baseband information.
- ISI baseband intersymbol interference
- An adaptive equalizer is essentially an adaptive digital filter. In systems using an adaptive equalizer, it is necessary to provide a method of adapting the filter response so as to adequately compensate for channel distortions.
- Several algorithms are available for adapting the filter coefficients and thereby the filter response.
- One widely used method employs the Least Mean Squares (LMS) algorithm.
- LMS Least Mean Squares
- the equalizer output signal is forced to approximate a reference data sequence. This error signal is formed by subtracting the equalizer output signal from the reference data sequence. As the error signal approaches zero, the equalizer approaches convergence whereby the equalizer output signal and the reference data sequence are approximately equal.
- the coefficient values are usually not set at values which produce adequate compensation of channel distortions.
- a known "training” signal may be used as the reference signal. This signal is programmed at both the transmitter and receiver. The error signal is formed at the receiver by subtracting a locally generated copy of the training signal from the output of the adaptive equalizer. The training signal helps to open the initially occluded "eye" of the received signal, as known. After adaption with the training signal, the "eye" has opened considerably and the equalizer is switched to a decision-directed operating mode. In this mode final convergence of the filter tap weights is achieved by using the actual values of symbols from the output of the equalizer instead of using the training signal.
- the decision directed equalizing mode is capable of tracking and cancelling time varying channel distortions more rapidly than methods using periodically transmitted training signals.
- decision directed equalization In order for decision directed equalization to provide reliable convergence and stable coefficient values, approximately 90% of the decisions must be correct.
- the training signal helps the equalizer achieve this 90% correct decision level.
- blind equalization is often used to provide initial convergence of the equalizer coefficient values and to force the eye to open.
- filter coefficients are coarsely adjusted in response to an error signal which is calculated by employing a known function, or algorithm.
- CMA Constant Modulus Algorithm
- RCA Reduced Constellation Algorithm
- the CMA relies on the fact that, at the decision instants, the modulus of the detected data symbols should lie on a locus of points defining one of several (constellation) circles of different diameters.
- the RCA relies on forming "super constellations" within the main transmitted constellation. The data signal is first forced to fit into a super constellation, then the super constellation is subdivided to include the entire constellation.
- the FFF In a conventional system using a feed forward filter (FFF) and a decision feedback filter (DFF) as equalizers, the FFF typically performs adaptive blind equalization (not decision-directed) during the initial signal acquisition interval. The DFF does not provide equalization at this time. At the end of the blind equalization interval, the DFF is activated for decision- directed equalization. In the decision-directed mode, filter coefficients are updated to finer values by using a decision error signal which is calculated by using a known decision function. At this time both the FFF and the DFF have their coefficients adapted (updated) in response to locally generated control signals in a decision-directed mode, eg., based on differences between symbol samples appearing at the input and the output of a slicer network. This approach has disadvantages.
- FFF feed forward filter
- DFF decision feedback filter
- a digital signal processor includes a decision feedback filter (DFF) which exhibits different operating modes before and during decision-directed equalization. Specifically, the DFF operates as a linear feedback filter during blind equalization, and as a nonlinear filter in the decision-directed mode after blind equalization.
- DFF decision feedback filter
- a digital channel equalizer for processing a demodulated VSB signal containing high definition video information comprises a feed forward filter (FFF) and a decision feedback filter (DFF). Both the FFF and DFF operate adaptively in both blind and decision-directed modes.
- FFF feed forward filter
- DFF decision feedback filter
- FIG. 1 is a block diagram of a portion of an advanced television receiver, such as a high definition television (HDTV) receiver, including an adaptive equalizer system according to the principles of the present invention.
- an advanced television receiver such as a high definition television (HDTV) receiver
- HDTV high definition television
- Figure 2 depicts a data frame format for a VSB signal according to the Grand Alliance HDTV system.
- a modulated analog HDTV signal received by an antenna 10 is processed by an input network 14 including RF tuning circuits, a double conversion tuner for producing an intermediate frequency passband output signal, and appropriate gain control circuits, for example.
- the received signal is a VSB modulated signal as proposed for use by the Grand Alliance HDTV system in the United States.
- Such a VSB signal is represented by a one- dimensional data symbol constellation wherein only one axis contains quantized data to be recovered by the receiver.
- each data frame comprises two fields with each field including 313 segments of 832 multilevel symbols.
- the first segment of each field is referred to as a field segment, and the remaining 312 segments are data segments.
- the data segments contain MPEG compatible data packets.
- Each data segment comprises a four symbol segment sync character followed by 828 data symbols.
- Each field segment comprises a four symbol segment sync character followed by a field sync component comprising a predetermined 511 symbol pseudorandom number (PN) sequence and three predetermined 63 symbol PN sequences, the middle one of which is inverted in successive fields.
- PN pseudorandom number
- a VSB mode control signal (defining the VSB symbol constellation size follows the last 63 PN sequence, which is in turn followed by 96 reserved symbols and 12 symbols copied from the previous field.
- the passband output signal from unit 14 is converted to a baseband signal by VSB demodulator and carrier recovery network 18.
- network 18 contains circuits arranged as described in the Grand Alliance HDTV System Specification, and in an article by W. Bretl et al., "VSB Modem Subsystem Design for Grand Alliance Digital Television Receivers," IEEE Transactions on Consumer Electronics, August 1995. Briefly, carrier recovery may be performed by a frequency and phase locked loop using the small pilot signal component included in the broadcast HDTV VSB signal.
- the output baseband signal from network 18 contains only recovered I-channel data symbols along a real axis.
- the demodulated symbol information from network 18 is converted to a digital datastream by an analog to digital converter 19.
- Data segment synchronization recovery and clock (timing) recovery are performed by unit 15, which may include networks as described in the Grand Alliance HDTV System Specification and in the Bretl et al. article mentioned previously.
- a Segment Sync Detect Signal is provided when data segment synchronization and timing recovery have been achieved.
- the output of analog to digital converter 19 is also applied to a data field (frame) sync component detector 17.
- Detector 17 provides a Field Sync Detect output signal to microprocessor 66 when the data field sync component has been detected.
- the digital data from unit 19 is processed by an adaptive equalizer network 50 as will be discussed.
- An equalized baseband output signal from network 50 is decoded by unit 60 and processed by output network 64.
- Decoder 60 includes, for example, trellis decoding, data de-interleaver, Reed-Solomon error correction and audio/video decoder networks as known and described, for example, in the Bretl article mentioned above.
- Output processor 64 includes audio/video processors and audio/video reproduction devices.
- the segment sync and field sync detection circuits in units 15 and 17 provide output Segment Sync Detect and Field Sync Detect input signals to control signal generator 66 (eg., including a microprocessor) when these sync components of the received signal are detected.
- Microprocessor 66 responds to these signals for providing output Control signals and an output reference PN (pseudorandom number sequence) signal to equalizer 50 as will be discussed.
- the PN training signal sequence is a fixed repetitive pattern of binary data as specified by the Grand Alliance HDTV specification, and is a preprogrammed reference signal acquired by control signal generator 66 from memory 70.
- Control signals control the switching of Multiplexers 26, 28 and 29 in the blind, training and decision-directed operating modes as will be discussed.
- the output signal from unit 19 contains digital data as well as inter- symbol interference (ISI) caused by transmission channel disturbances and artifacts.
- ISI inter- symbol interference
- This signal is applied to a real (in contrast to a complex) feedforward filter (FFF) 20 operating as an equalizer, eg., a symbol rate spaced (“T-spaced") equalizer, which in this case is implemented as a digital FIR filter.
- FFF feedforward filter
- the coefficient values (tap weights) of equalizer filter 20 are adaptively controlled by a Coefficient Control signal from multiplexer 26 as will be discussed.
- the equalized signal from filter 20 is combined by an adder 24 with an equalized signal from a decision feedback filter 30 operating as an equalizer.
- DFF 30 removes intersymbol interference not removed by FFF 20.
- the coefficient values (tap weights), of equalizer filter 30 also are adaptively controlled by the Coefficient Control signal (i.e., the switched Error signal) from multiplexer 26.
- the input signal to be equalized by DFF 30 is provided from multiplexer 28.
- Both FFF 20 and DFF 30 have coefficient values adapted (updated) in response to the Coefficient Control signal during blind and decision directed operation modes.
- Both FFF 20 and DFF 30 are digital FIR filters which individually perform equalizing functions. When considered together, these filters represent an aggregate equalizer 50 for equalizing the input signal to decoder 60.
- FFF 20 equalizes pre-ghost components
- DFF 30 equalizes post-ghost components
- FFF 20 and DFF 30 operate in a linear infinite impulse response (IIR) mode from the time the input signal is initially received. Both FFF 20 and DFF 30 are FIR devices, but feedback operation causes DFF 30 to operate as an IIR device.
- IIR infinite impulse response
- the output signal from adder 24 is the output signal of equalizer 50.
- the output of adder 24 is coupled to a network including multiplexers 26 and 28, a slicer 40, a subtractive combiner 21 and a source 25 which provides a CMA blind adaption algorithm.
- Mux 26 provides either of two signals to coefficient control inputs of
- FFF 20 and DFF 30 in response to a Control signal produced by microprocessor 66 for various operating modes when field sync and segment sync components are detected, as will be explained.
- These signals from Mux 26 include the CMA blind adaption algorithm from unit 25 which responds to the Equalizer Output signal, and an Error signal from the output of subtractive combiner 21.
- the Error signal represents the difference between the input signal of slicer 40 and the output of a third multiplexer 29.
- Mux 28 provides either of three input signals to a signal input of DFF
- Mux 28 in response to a Control signal from microprocessor 66.
- These signals include the equalizer 50 output signal as applied via a direct connection to a first input (1) of Mux 28, the output signal from slicer 40 applied to a second input (2) of Mux 28, and the stored PN reference signal from memory 70 and unit 66 applied to a third input (3) of Mux 28.
- Multiplexer 29 responds to a switching Control signal from microprocessor 66 and receives as inputs the reference PN training signal sequence during field sync intervals, and the output signal from slicer 40 at other times.
- the output of Mux 29 is applied to subtractive combiner 21 where it is differenced with the output signal from equalizer 50 to produce the Error signal.
- the Error signal represents either the difference between the slicer 40 and the equalizer 50 output signals, or the difference between the reference PN signal and the PN signal component of the received datastream as contained in the equalizer 50 output signal.
- equalizer 50 exhibits an initial condition, a blind operating mode, a data-directed training mode, a decision-directed mode, and a steady-state equalized condition.
- the blind mode occurs when the characteristic eight level "eye" pattern of the received 8-VSB signal exhibits a closed eye pattern. Training and decision-directed operation occur afterwards, when the "eye" exhibits an open eye pattern. It is noted that it is not necessary for the "eye” pattern to open if the received training signal component is detected immediately. In such case the training signal component is used as soon as it is detected, even before the "eye” pattern opens.
- the process of blind equalization using the CMA algorithm begins next, after coarse timing is achieved. This occurs when the segment sync component of the received signal is detected. Carrier lock and AGC lock are present. At such time the Segment Sync Detect signal is conveyed to microprocessor 66, which in turn generates appropriate Control signals.
- the process of blind equalization involves the use of the CMA algorithm before the field sync component of the received signal is detected. Specifically, a Control signal applied to Mux 26 causes Mux 26 to convey the CMA algorithm from its input (1) to the coefficient control inputs of FFF 20 and DFF 30, and a Control signal applied to Mux 28 causes Mux 28 to convey the equalizer output signal from its input (1) to the signal input of DFF 30.
- the output of Mux 29 is a "don't care" condition during the blind equalizing interval.
- the processes of training and decision-directed equalization occur next, when timing lock is achieved after the field sync component is detected.
- the training mode occurs when the received PN signal component is available during the field sync interval of each data frame.
- the decision-directed mode occurs at other times during each data frame.
- the presence of the field sync component initiates the start of the PN sequence training mode.
- the Field Sync Detect signal is conveyed to microprocessor 66, which in turn generates appropriate Control signals.
- the Control signals respectively applied to Mux 26, 28 and 29 cause (a) a training Error signal to be coupled to the coefficient control inputs of FFF 20 and DFF 30 via Mux 26, (b) the reference PN signal to be conveyed to the signal input of DFF 30 via Mux 28, and (c) the reference PN signal to be coupled to combiner 21 via Mux 29.
- the Control signals respectively applied to Mux 26, 28 and 29 cause (a) a slice Error signal to be coupled to the coefficient control inputs of FFF 20 and DFF 30 via Mux 26, (b) the output of slicer 40 to be conveyed to the signal input of DFF 30 via Mux 28, and (c) the output of slicer 40 to be coupled to combiner 21 via Mux 29.
- equalizer 50 The operation of equalizer 50 described above is summarized by the following table.
- Equalizer 50 comprises real rather than complex filters 20 and 30, and does not require the use of rotator or de-rotator circuits (eg., in the equalizer control loop).
- a rotator/derotator is basically a circuit for circularly translating a data symbol constellation to compensate for unwanted frequency and phase offsets in a received signal.
- Adaptive equalizer 50 operates as a linear IIR filter, thereby improving the equalizer capabilities since DFF 30 provides some equalization even in the blind mode when DFF 30 operates as a linear feedback filter, before operating as a non-linear filter in the decision-directed mode following blind equalization.
- the initial operation of DFF 30 as a linear feedback filter produces some convergence which facilitates system equalization, particularly in the presence of significant signal ghosts. In particular, at this time DFF 30 exhibits the ability of a feedback filter to cancel distant ghost components.
- the disclosed system exhibits a smoother transition from a linear operating mode to a non-linear decision-directed mode after blind equalization, compared to a conventional system using FFF and DFF equalization. This is because DFF 30 begins operation in the non-linear mode after having been pre-conditioned by operating in the linear mode, i.e., many of its coefficients have been adapted in the direction of final values.
- Equalizer 50 is essentially a hardware and data efficient adaptive recursive linear filter that takes advantage of all available data to achieve equalization for a high definition VSB modulated signal as soon as possible.
- Both FFF 20 and DFF 30 operate at the symbol rate, and a PN sequence is used to facilitate fast equalization.
- Data processing occurs continuously online in real time, and advantageously uses a direct connection from the output of equalizer 50 to DFF 30 via Mux 28 to allow DFF 30 to facilitate coarse signal acquisition during the blind operating mode.
- decision feedback filter 30 is advantageously used in a linear mode during blind equalization, then responds to a PN signal in the training mode, and to the slicer output during the decision-directed mode, as discussed.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000556498A JP2002519895A (en) | 1998-06-23 | 1999-06-02 | HDTV channel equalizer |
AU42270/99A AU4227099A (en) | 1998-06-23 | 1999-06-02 | Hdtv channel equalizer |
HK02100669A HK1039014A1 (en) | 1998-06-23 | 2002-01-29 | Hdtv channel equalizer |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/102,885 | 1998-06-23 | ||
US09/102,885 US6816548B1 (en) | 1998-06-23 | 1998-06-23 | HDTV channel equalizer |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1999067946A1 true WO1999067946A1 (en) | 1999-12-29 |
Family
ID=22292194
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1999/012143 WO1999067946A1 (en) | 1998-06-23 | 1999-06-02 | Hdtv channel equalizer |
Country Status (9)
Country | Link |
---|---|
US (1) | US6816548B1 (en) |
JP (1) | JP2002519895A (en) |
KR (1) | KR100601207B1 (en) |
CN (1) | CN1255983C (en) |
AU (1) | AU4227099A (en) |
HK (1) | HK1039014A1 (en) |
MY (1) | MY124051A (en) |
TW (1) | TW416245B (en) |
WO (1) | WO1999067946A1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1158376A2 (en) * | 2000-05-16 | 2001-11-28 | Philips Corporate Intellectual Property GmbH | Apparatus with a control circuit |
EP1251690A2 (en) * | 2001-04-16 | 2002-10-23 | Thomson Licensing S.A. | A method for equalizing a VSB high definition television signal in the presence of CO-channel interference |
KR100424496B1 (en) * | 2000-08-31 | 2004-03-26 | 삼성전자주식회사 | Method and apparatus for controlling equalizer using sync signal in digital vestigial sideband system |
KR100451750B1 (en) * | 2002-10-31 | 2004-10-08 | 엘지전자 주식회사 | Equalizer for digital television receiver |
EP1495538A1 (en) * | 2002-04-17 | 2005-01-12 | Thomson Licensing S.A. | Equalizer mode switch |
CN100450172C (en) * | 2002-08-16 | 2009-01-07 | 三星电子株式会社 | High clarity TV balancer and its balancing method |
JP2013150350A (en) * | 2002-04-16 | 2013-08-01 | Thomson Licensing | Concatenated equalizer/trellis decoder architecture for hdtv receiver |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6438164B2 (en) * | 1998-11-03 | 2002-08-20 | Broadcom Corporation | Technique for minimizing decision feedback equalizer wordlength in the presence of a DC component |
US6775334B1 (en) * | 1998-11-03 | 2004-08-10 | Broadcom Corporation | Equalization and decision-directed loops with trellis demodulation in high definition TV |
KR100452860B1 (en) * | 2000-06-20 | 2004-10-14 | 삼성전자주식회사 | Method and apparatus for adjusting filter tap length of adaptive equalizer by using training sequence |
US7027500B1 (en) * | 2000-12-12 | 2006-04-11 | Ati Research, Inc. | Linear prediction based initialization of a single-axis blind equalizer for VSB signals |
US6829297B2 (en) * | 2001-06-06 | 2004-12-07 | Micronas Semiconductors, Inc. | Adaptive equalizer having a variable step size influenced by output from a trellis decoder |
US7127019B2 (en) * | 2001-06-21 | 2006-10-24 | Hitachi, Ltd. | Methods and apparatus for implementing multi-tone receivers |
EP1440539A4 (en) * | 2001-09-27 | 2009-08-26 | Broadcom Corp | Highly integrated media access control |
US7092438B2 (en) * | 2002-01-22 | 2006-08-15 | Siemens Communications, Inc. | Multilevel decision feedback equalizer |
JP3916480B2 (en) * | 2002-02-22 | 2007-05-16 | 松下電器産業株式会社 | Digital demodulator and synchronization detection method |
KR100442255B1 (en) * | 2002-02-27 | 2004-07-30 | 엘지전자 주식회사 | Apparatus for equalizing channel |
KR20040025516A (en) * | 2002-09-19 | 2004-03-24 | 삼성전자주식회사 | Channel Equalizer of Single carrier Receiver and a method equalizing thereof |
TWI231673B (en) * | 2002-11-07 | 2005-04-21 | Realtek Semiconductor Corp | A modulator used for network transceiver and method thereof |
WO2004075469A2 (en) | 2003-02-19 | 2004-09-02 | Dotcast Inc. | Joint, adaptive control of equalization, synchronization, and gain in a digital communications receiver |
US20040230997A1 (en) * | 2003-05-13 | 2004-11-18 | Broadcom Corporation | Single-chip cable set-top box |
KR100505703B1 (en) * | 2003-08-21 | 2005-08-03 | 삼성전자주식회사 | Channel equalizer and channel equalizing method using the same |
US20050232347A1 (en) * | 2004-04-15 | 2005-10-20 | Mediatek Incorporation | Apparatus and method for noise enhancement reduction in an adaptive equalizer |
WO2005112582A2 (en) * | 2004-05-12 | 2005-12-01 | Thomson Licensing | Dual-mode equalizer in an atsc-dtv receiver |
US8239914B2 (en) * | 2004-07-22 | 2012-08-07 | Broadcom Corporation | Highly integrated single chip set-top box |
US7983354B2 (en) * | 2005-11-25 | 2011-07-19 | Samsung Electronics Co., Ltd. | Digital broadcast transmitter/receiver having an improved receiving performance and signal processing method thereof |
US7944964B2 (en) * | 2005-12-09 | 2011-05-17 | Electronics And Telecommunications Research Institute | Apparatus and method for stable DEF using selective FBF |
US7599449B2 (en) * | 2006-04-10 | 2009-10-06 | Montage Technology Group, Ltd | Hybrid modulus blind equalization for quadrature amplitude modulation (QAM) receivers |
US20070294738A1 (en) * | 2006-06-16 | 2007-12-20 | Broadcom Corporation | Single chip cable set-top box supporting DOCSIS set-top Gateway (DSG) protocol and high definition advanced video codec (HD AVC) decode |
WO2012092890A2 (en) * | 2012-01-21 | 2012-07-12 | 华为技术有限公司 | Adaptive equalization method and adaptive equalizer |
WO2015077759A2 (en) * | 2013-11-25 | 2015-05-28 | University Of Utah Research Foundation | A multiple user communication network |
US10374844B1 (en) * | 2018-03-08 | 2019-08-06 | Nxp B.V. | Signal-equalization with noise-whitening filter |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5712873A (en) * | 1996-06-04 | 1998-01-27 | Thomson Consumer Electronics, Inc. | Multi-mode equalizer in a digital video signal processing system |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5602602A (en) * | 1994-02-10 | 1997-02-11 | Philips Electronics North America Corporation | Method and apparatus for combating co-channel NTSC interference for digital TV transmission having a simplified rejection filter |
US5706057A (en) | 1994-03-21 | 1998-01-06 | Rca Thomson Licensing Corporation | Phase detector in a carrier recovery network for a vestigial sideband signal |
KR970008417B1 (en) | 1994-04-12 | 1997-05-23 | 엘지전자 주식회사 | A channel equalizer for hdtv |
KR0124597B1 (en) | 1994-04-12 | 1997-12-01 | 구자홍 | Channel equalizer for hdtv |
KR0165507B1 (en) | 1996-01-09 | 1999-03-20 | 김광호 | Equalizing method and equalizer using standard signal |
US5898731A (en) * | 1996-02-03 | 1999-04-27 | Lg Electronics Inc. | Auto-coefficient renewal digital channel equalizer |
US5799037A (en) * | 1996-02-16 | 1998-08-25 | David Sarnoff Research Center Inc. | Receiver capable of demodulating multiple digital modulation formats |
US6069917A (en) * | 1997-05-23 | 2000-05-30 | Lucent Technologies Inc. | Blind training of a decision feedback equalizer |
-
1998
- 1998-06-23 US US09/102,885 patent/US6816548B1/en not_active Expired - Lifetime
-
1999
- 1999-04-27 TW TW088106749A patent/TW416245B/en not_active IP Right Cessation
- 1999-06-02 KR KR1020007014516A patent/KR100601207B1/en not_active IP Right Cessation
- 1999-06-02 AU AU42270/99A patent/AU4227099A/en not_active Abandoned
- 1999-06-02 CN CNB998086541A patent/CN1255983C/en not_active Expired - Lifetime
- 1999-06-02 WO PCT/US1999/012143 patent/WO1999067946A1/en active IP Right Grant
- 1999-06-02 JP JP2000556498A patent/JP2002519895A/en active Pending
- 1999-06-22 MY MYPI99002569A patent/MY124051A/en unknown
-
2002
- 2002-01-29 HK HK02100669A patent/HK1039014A1/en not_active IP Right Cessation
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5712873A (en) * | 1996-06-04 | 1998-01-27 | Thomson Consumer Electronics, Inc. | Multi-mode equalizer in a digital video signal processing system |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1158376A2 (en) * | 2000-05-16 | 2001-11-28 | Philips Corporate Intellectual Property GmbH | Apparatus with a control circuit |
EP1158376A3 (en) * | 2000-05-16 | 2002-06-12 | Philips Corporate Intellectual Property GmbH | Apparatus with a control circuit |
KR100424496B1 (en) * | 2000-08-31 | 2004-03-26 | 삼성전자주식회사 | Method and apparatus for controlling equalizer using sync signal in digital vestigial sideband system |
EP1251690A2 (en) * | 2001-04-16 | 2002-10-23 | Thomson Licensing S.A. | A method for equalizing a VSB high definition television signal in the presence of CO-channel interference |
EP1251690A3 (en) * | 2001-04-16 | 2004-08-11 | Thomson Licensing S.A. | A method for equalizing a VSB high definition television signal in the presence of CO-channel interference |
US6894728B2 (en) | 2001-04-16 | 2005-05-17 | Thomas Licensing S.A. | Method for equalizing a VSB high definition television signal in the presence of co-channel interference |
KR100887681B1 (en) * | 2001-04-16 | 2009-03-11 | 톰슨 라이센싱 | Method and apparatus for equalizing a vsb high definition television signal in the presence of co-channel interference |
JP2013150350A (en) * | 2002-04-16 | 2013-08-01 | Thomson Licensing | Concatenated equalizer/trellis decoder architecture for hdtv receiver |
EP1495538A1 (en) * | 2002-04-17 | 2005-01-12 | Thomson Licensing S.A. | Equalizer mode switch |
EP1495538A4 (en) * | 2002-04-17 | 2009-04-08 | Thomson Licensing | Equalizer mode switch |
CN100450172C (en) * | 2002-08-16 | 2009-01-07 | 三星电子株式会社 | High clarity TV balancer and its balancing method |
KR100451750B1 (en) * | 2002-10-31 | 2004-10-08 | 엘지전자 주식회사 | Equalizer for digital television receiver |
Also Published As
Publication number | Publication date |
---|---|
CN1255983C (en) | 2006-05-10 |
AU4227099A (en) | 2000-01-10 |
MY124051A (en) | 2006-06-30 |
KR100601207B1 (en) | 2006-07-13 |
US6816548B1 (en) | 2004-11-09 |
KR20010053055A (en) | 2001-06-25 |
TW416245B (en) | 2000-12-21 |
HK1039014A1 (en) | 2002-04-04 |
JP2002519895A (en) | 2002-07-02 |
CN1309865A (en) | 2001-08-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6816548B1 (en) | HDTV channel equalizer | |
US6693958B1 (en) | Adaptive channel equalizer having a training mode | |
EP0812105B1 (en) | Multi-mode equalizer in a digital video signal processing system | |
US5835532A (en) | Blind equalizer for a vestigial sideband signal | |
EP1152602B1 (en) | Adaptative channel equalizer | |
EP0752173B1 (en) | Blind equalizer for a vestigial sideband signal | |
US6005640A (en) | Multiple modulation format television signal receiver system | |
EP1759476B1 (en) | Dual-mode equalizer in an atsc-dtv receiver | |
US7167215B2 (en) | Gain control for a high definition television demodulator | |
JP4425520B2 (en) | Blind equalizer for high-definition television signals | |
MXPA00012800A (en) | Hdtv channel equalizer | |
MXPA97004115A (en) | Multimodal equalizer in a digi video signal processing system | |
KR20000034434A (en) | Digital terrestrial broadcasting and cable broadcasting receiver |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 99808654.1 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWE | Wipo information: entry into national phase |
Ref document number: PA/a/2000/012800 Country of ref document: MX |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020007014516 Country of ref document: KR |
|
ENP | Entry into the national phase |
Ref document number: 2000 556498 Country of ref document: JP Kind code of ref document: A |
|
WWP | Wipo information: published in national office |
Ref document number: 1020007014516 Country of ref document: KR |
|
122 | Ep: pct application non-entry in european phase | ||
WWG | Wipo information: grant in national office |
Ref document number: 1020007014516 Country of ref document: KR |