WO1999063664A3 - Vorrichtung und verfahren zur synchronisation eines asynchronen signals in synthese und simulation einer getakteten schaltung - Google Patents

Vorrichtung und verfahren zur synchronisation eines asynchronen signals in synthese und simulation einer getakteten schaltung Download PDF

Info

Publication number
WO1999063664A3
WO1999063664A3 PCT/DE1999/001555 DE9901555W WO9963664A3 WO 1999063664 A3 WO1999063664 A3 WO 1999063664A3 DE 9901555 W DE9901555 W DE 9901555W WO 9963664 A3 WO9963664 A3 WO 9963664A3
Authority
WO
WIPO (PCT)
Prior art keywords
synthesis
simulation
synchronizing
clocked circuit
asynchronous signal
Prior art date
Application number
PCT/DE1999/001555
Other languages
English (en)
French (fr)
Other versions
WO1999063664A2 (de
Inventor
Martin Maenz
Georg Zoeller
Original Assignee
Siemens Ag
Martin Maenz
Georg Zoeller
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag, Martin Maenz, Georg Zoeller filed Critical Siemens Ag
Priority to US09/701,593 priority Critical patent/US7072821B1/en
Priority to DE19981019T priority patent/DE19981019D2/de
Publication of WO1999063664A2 publication Critical patent/WO1999063664A2/de
Publication of WO1999063664A3 publication Critical patent/WO1999063664A3/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
    • G06F30/3312—Timing analysis

Abstract

Es wird eine Vorrichtung und ein Verfahren zur Synchronisation eines asynchronen Signals in Synthese und Simulation einer getakteten Schaltung beschrieben, wobei eine zu simulierende und zu überprüfende Schaltung mit einer Hardware-Beschreibungssprache beschrieben wird und die darin vorhandenen asynchronen Signale markiert werden. Zum Erstellen einer Netzliste wird die Hardware-Beschreibungssprache mittels eines Synthese-Tools verarbeitet, wobei bei jeder Markierung ein spezielles Synchronisations-Modul eingefügt wird. Ein Simulator führt zur Überprüfung des Zeitverhaltens der Signale in der getakteten Schaltung auf der Grundlage der Netzliste eine Logik/Timing-Simulation durch, wobei eine Überprüfung des Zeitverhaltens für jedes eingefügte Synchronisations-Modul selektiv deaktiviert wird. Die nunmehr noch auftretenden unbekannten Zustände werden über eine Anzeigevorrichtung ausgegeben.
PCT/DE1999/001555 1998-05-29 1999-05-25 Vorrichtung und verfahren zur synchronisation eines asynchronen signals in synthese und simulation einer getakteten schaltung WO1999063664A2 (de)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US09/701,593 US7072821B1 (en) 1998-05-29 1999-05-25 Device and method for synchronizing an asynchronous signal in synthesis and simulation of a clocked circuit
DE19981019T DE19981019D2 (de) 1998-05-29 1999-05-25 Vorrichtung und Verfahren zur Synchronisation eines asynchronen Signals in Synthese und Simulation einer getakteten Schaltung

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19824151 1998-05-29
DE19824151.8 1998-05-29

Publications (2)

Publication Number Publication Date
WO1999063664A2 WO1999063664A2 (de) 1999-12-09
WO1999063664A3 true WO1999063664A3 (de) 2002-10-03

Family

ID=7869369

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE1999/001555 WO1999063664A2 (de) 1998-05-29 1999-05-25 Vorrichtung und verfahren zur synchronisation eines asynchronen signals in synthese und simulation einer getakteten schaltung

Country Status (3)

Country Link
US (1) US7072821B1 (de)
DE (1) DE19981019D2 (de)
WO (1) WO1999063664A2 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100564596B1 (ko) * 2003-12-18 2006-03-28 삼성전자주식회사 멀티비트 데이터의 지연 시간 보상이 가능한 반도체메모리 장치
US7506293B2 (en) * 2006-03-22 2009-03-17 Synopsys, Inc. Characterizing sequential cells using interdependent setup and hold times, and utilizing the sequential cell characterizations in static timing analysis
US8031819B2 (en) * 2006-10-27 2011-10-04 Hewlett-Packard Development Company, L.P. Systems and methods for synchronizing an input signal

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5426591A (en) * 1994-01-28 1995-06-20 Vlsi Technology, Inc. Apparatus and method for improving the timing performance of a circuit
US5517658A (en) * 1990-11-09 1996-05-14 Lsi Logic Corporation Method for testing design timing parameters using a timing shell generator
US5537580A (en) * 1994-12-21 1996-07-16 Vlsi Technology, Inc. Integrated circuit fabrication using state machine extraction from behavioral hardware description language
US5579510A (en) * 1993-07-21 1996-11-26 Synopsys, Inc. Method and structure for use in static timing verification of synchronous circuits
US5657239A (en) * 1992-10-30 1997-08-12 Digital Equipment Corporation Timing verification using synchronizers and timing constraints
EP0853280A2 (de) * 1997-01-10 1998-07-15 Nec Corporation Verfahren und Vorrichtung zur Taktüberprüfung

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5047658A (en) * 1990-06-01 1991-09-10 Ncr Corporation High frequency asynchronous data synchronizer
JPH0721227A (ja) * 1993-06-22 1995-01-24 Fuji Facom Corp 非同期論理回路の論理合成方法
US5809283A (en) * 1995-09-29 1998-09-15 Synopsys, Inc. Simulator for simulating systems including mixed triggers
US6084447A (en) * 1997-03-28 2000-07-04 Cypress Semiconductor Corp. Pulse discriminating clock synchronizer for logic derived clock signals with synchronous clock suspension capability for a programmable device
US6353906B1 (en) * 1998-04-01 2002-03-05 Lsi Logic Corporation Testing synchronization circuitry using digital simulation

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5517658A (en) * 1990-11-09 1996-05-14 Lsi Logic Corporation Method for testing design timing parameters using a timing shell generator
US5657239A (en) * 1992-10-30 1997-08-12 Digital Equipment Corporation Timing verification using synchronizers and timing constraints
US5579510A (en) * 1993-07-21 1996-11-26 Synopsys, Inc. Method and structure for use in static timing verification of synchronous circuits
US5426591A (en) * 1994-01-28 1995-06-20 Vlsi Technology, Inc. Apparatus and method for improving the timing performance of a circuit
US5537580A (en) * 1994-12-21 1996-07-16 Vlsi Technology, Inc. Integrated circuit fabrication using state machine extraction from behavioral hardware description language
EP0853280A2 (de) * 1997-01-10 1998-07-15 Nec Corporation Verfahren und Vorrichtung zur Taktüberprüfung

Also Published As

Publication number Publication date
US7072821B1 (en) 2006-07-04
DE19981019D2 (de) 2001-05-10
WO1999063664A2 (de) 1999-12-09

Similar Documents

Publication Publication Date Title
WO2001086876A3 (en) Method and system for hardware simulation
WO2007078915A3 (en) System and method for generating a plurality of models at different levels of abstraction from a single master model
DE60130999D1 (de) Testsystem für chipkarten, identifikationsvorrichtungen und dergleichen
AU2757800A (en) A reconfigurable integrated circuit with integrated debugging facilities for usein an emulation system
ATE291746T1 (de) Verzögerungsfehler-testschaltung und -methode
KR100891326B1 (ko) 반도체 메모리 장치의 내부 클럭 신호를 데이터 스트로브신호로서 이용하는 반도체 메모리 장치의 테스트 방법 및테스트 시스템
TW346540B (en) Test method of integrated circuit devices by using a dual edge clock technique
DE60031081D1 (de) Regionalzeitmultiplexiertes emulationssystem
WO2005048062A3 (en) Method and apparatus for co-verification of digital designs
WO1999063664A3 (de) Vorrichtung und verfahren zur synchronisation eines asynchronen signals in synthese und simulation einer getakteten schaltung
TW200629096A (en) System and method for generating assertions using waveforms
EP1324060A3 (de) Testvektorerzeugung
US7991604B2 (en) Method and apparatus for indirectly simulating a semiconductor integrated circuit
ATE361474T1 (de) Testen von elektronischen schaltungen
ATE464571T1 (de) Verfahren und testvorrichtung zur prüfung integrierter schaltungen
TW200514991A (en) Method and apparatus for testing a bridge circuit
TR200200006T2 (tr) Test uygulamaları için yöntem ve aygıt
JPH0715405A (ja) デジタル伝送路試験方式およびデジタル伝送路試験システム
JP2721200B2 (ja) ネットワークテスタ
TW363130B (en) Method and apparatus for generating split timing test signals for integrated circuit testing
JPH10319090A (ja) テストベンチ変換方法および変換装置
KR200192868Y1 (ko) 역다중화 출력값의 지연 제거 회로
WO2001031516A3 (en) An emulation system having a efficient emulation signal routing architecture
KR100278716B1 (ko) 절연배리어의시뮬레이션장치
MY128470A (en) Boundary-scan testing opto-electronic devices.

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): DE JP US

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 09701593

Country of ref document: US

REF Corresponds to

Ref document number: 19981019

Country of ref document: DE

Date of ref document: 20010510

WWE Wipo information: entry into national phase

Ref document number: 19981019

Country of ref document: DE

AK Designated states

Kind code of ref document: A3

Designated state(s): DE JP US

REG Reference to national code

Ref country code: DE

Ref legal event code: 8607