WO1999035548A3 - Object oriented processor arrays - Google Patents

Object oriented processor arrays Download PDF

Info

Publication number
WO1999035548A3
WO1999035548A3 PCT/US1999/000307 US9900307W WO9935548A3 WO 1999035548 A3 WO1999035548 A3 WO 1999035548A3 US 9900307 W US9900307 W US 9900307W WO 9935548 A3 WO9935548 A3 WO 9935548A3
Authority
WO
WIPO (PCT)
Prior art keywords
processor
object oriented
instantiated
objects
hardware
Prior art date
Application number
PCT/US1999/000307
Other languages
French (fr)
Other versions
WO1999035548A2 (en
Inventor
Jeffrey I Robinson
Original Assignee
I Q Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/003,684 external-priority patent/US6567837B1/en
Priority claimed from US09/004,174 external-priority patent/US6052729A/en
Priority claimed from US09/003,993 external-priority patent/US6615279B1/en
Application filed by I Q Systems Inc filed Critical I Q Systems Inc
Priority to JP2000527869A priority Critical patent/JP2002542524A/en
Priority to EP99904036A priority patent/EP1121628A2/en
Priority to CA002317772A priority patent/CA2317772A1/en
Priority to AU24522/99A priority patent/AU2452299A/en
Publication of WO1999035548A2 publication Critical patent/WO1999035548A2/en
Publication of WO1999035548A3 publication Critical patent/WO1999035548A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4403—Processor initialisation

Abstract

An object oriented processor array includes a library (20) of functional objects which are instantiated by commands through a system object and which communicate via a high level language. The object oriented processor array may be embodied in hardware, software, or a combination of hardware and software. Each functional object may include a discrete hardware processor or may be embodied as a virtual processor within the operations of a single processor. In one embodiment, the object oriented processor array is formed on a single chip or on a single processor chip and an associated memory chip, pins may be assigned to each object via a high level command language. Methods and apparatus for allocating memory (38) to instantiated objects are disclosed with instantiated objects communicating directly with a script server which is programmed to react to data events generated by instantiated objects.
PCT/US1999/000307 1998-01-07 1999-01-07 Object oriented processor arrays WO1999035548A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2000527869A JP2002542524A (en) 1998-01-07 1999-01-07 Object-oriented processor array
EP99904036A EP1121628A2 (en) 1998-01-07 1999-01-07 Object oriented processor arrays
CA002317772A CA2317772A1 (en) 1998-01-07 1999-01-07 Object oriented processor arrays
AU24522/99A AU2452299A (en) 1998-01-07 1999-01-07 Object oriented processor arrays

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US09/004,174 1998-01-07
US09/003,684 1998-01-07
US09/003,684 US6567837B1 (en) 1997-01-29 1998-01-07 Object oriented processor arrays
US09/003,993 1998-01-07
US09/004,174 US6052729A (en) 1997-01-29 1998-01-07 Event-reaction communication protocol in an object oriented processor array
US09/003,993 US6615279B1 (en) 1997-01-29 1998-01-07 Central and distributed script servers in an object oriented processor array

Publications (2)

Publication Number Publication Date
WO1999035548A2 WO1999035548A2 (en) 1999-07-15
WO1999035548A3 true WO1999035548A3 (en) 2000-10-26

Family

ID=27357464

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1999/000307 WO1999035548A2 (en) 1998-01-07 1999-01-07 Object oriented processor arrays

Country Status (5)

Country Link
EP (1) EP1121628A2 (en)
JP (1) JP2002542524A (en)
AU (1) AU2452299A (en)
CA (1) CA2317772A1 (en)
WO (1) WO1999035548A2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7487507B1 (en) 2001-07-18 2009-02-03 City U Research Limited Secure control transfer in information system
US7146479B2 (en) 2001-07-18 2006-12-05 City U Research Limited Method and apparatus of storage allocation/de-allocation in object-oriented programming environment

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5165018A (en) * 1987-01-05 1992-11-17 Motorola, Inc. Self-configuration of nodes in a distributed message-based operating system
US5307495A (en) * 1987-10-23 1994-04-26 Hitachi, Ltd. Multiprocessor system statically dividing processors into groups allowing processor of selected group to send task requests only to processors of selected group
US5634070A (en) * 1995-09-08 1997-05-27 Iq Systems Distributed processing systems having a host processor and at least two object oriented processors which communicate directly with each other
US5692193A (en) * 1994-03-31 1997-11-25 Nec Research Institute, Inc. Software architecture for control of highly parallel computer systems

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5165018A (en) * 1987-01-05 1992-11-17 Motorola, Inc. Self-configuration of nodes in a distributed message-based operating system
US5307495A (en) * 1987-10-23 1994-04-26 Hitachi, Ltd. Multiprocessor system statically dividing processors into groups allowing processor of selected group to send task requests only to processors of selected group
US5692193A (en) * 1994-03-31 1997-11-25 Nec Research Institute, Inc. Software architecture for control of highly parallel computer systems
US5634070A (en) * 1995-09-08 1997-05-27 Iq Systems Distributed processing systems having a host processor and at least two object oriented processors which communicate directly with each other

Also Published As

Publication number Publication date
JP2002542524A (en) 2002-12-10
EP1121628A2 (en) 2001-08-08
AU2452299A (en) 1999-07-26
WO1999035548A2 (en) 1999-07-15
CA2317772A1 (en) 1999-07-15

Similar Documents

Publication Publication Date Title
WO2001042882A3 (en) Timeshared electronic catalog system and method
EP1445699A3 (en) Techniques for permitting access across a context barrier in a small footprint device using global data structures
CA2172644A1 (en) Methods and apparatus for storage and retrieval of name space information in a distributed computing system
TW353212B (en) Control system and method for semiconductor integrated circuit test process
EP0393722A3 (en) Memory access control circuit for graphic controller
WO1998035301A3 (en) Circuits, system, and methods for processing multiple data streams
WO1998055910A3 (en) Apparatus and method for secure device addressing
WO2001067273A3 (en) Vliw computer processing architecture with on-chip dynamic ram
WO2001027833A3 (en) Method and system for operating a content management system
CA2274665A1 (en) Method, system and data structures for computer software application development and execution
EP1091291A3 (en) Multiple interface scripting language
CA2228014A1 (en) Method and apparatus for operating resources under control of a security module or other secure processor
MY115759A (en) Modifiable partition boot record for a computer memory device
CA2080401A1 (en) Network system and its software management method
AU3817797A (en) Programmable branch prediction system and method for computer systems
WO1999027441A3 (en) System and method for reducing coupling between modules in a telecommunications environment
WO2001011486A3 (en) Internet file system
CA2046289A1 (en) Method for generating random numbers in a data processing system and system using said method
WO2001067236A3 (en) System and method for preloading classes in a data processing device that does not have a virtual memory manager
EP0884735A3 (en) Semiconductor memory device capable of multiple word-line selection and method of testing same
EP0183608A3 (en) Software security system
EP0245029A3 (en) High speed memory systems
WO2000052574A3 (en) Method and system for data processing by proxy
SE9200792D0 (en) PROVIDE TO PROVIDE THE FUNCTIONALITY OF A COMPUTER PROGRAM AND SATER SYSTEM BEFORE IMPLEMENTING THE SET
WO2006018765A3 (en) Error response by a data processing system and peripheral device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH GM HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

ENP Entry into the national phase

Ref document number: 2317772

Country of ref document: CA

Ref country code: CA

Ref document number: 2317772

Kind code of ref document: A

Format of ref document f/p: F

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2000 527869

Kind code of ref document: A

Format of ref document f/p: F

NENP Non-entry into the national phase

Ref country code: KR

WWE Wipo information: entry into national phase

Ref document number: 1999904036

Country of ref document: EP

AK Designated states

Kind code of ref document: A3

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH GM HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

122 Ep: pct application non-entry in european phase
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWP Wipo information: published in national office

Ref document number: 1999904036

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1999904036

Country of ref document: EP