WO1999030362A1 - Method and apparatuses for making z-axis electrical connections - Google Patents

Method and apparatuses for making z-axis electrical connections Download PDF

Info

Publication number
WO1999030362A1
WO1999030362A1 PCT/US1998/009107 US9809107W WO9930362A1 WO 1999030362 A1 WO1999030362 A1 WO 1999030362A1 US 9809107 W US9809107 W US 9809107W WO 9930362 A1 WO9930362 A1 WO 9930362A1
Authority
WO
WIPO (PCT)
Prior art keywords
adhesive
conductive
bumps
integrated circuit
chip
Prior art date
Application number
PCT/US1998/009107
Other languages
French (fr)
Inventor
Yu Chen
Joel A. Gerber
Peter B. Hogerton
Original Assignee
Minnesota Mining And Manufacturing Company
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Minnesota Mining And Manufacturing Company filed Critical Minnesota Mining And Manufacturing Company
Priority to EP98922101A priority Critical patent/EP1038313A1/en
Priority to AU74720/98A priority patent/AU7472098A/en
Priority to JP2000524819A priority patent/JP2001526464A/en
Priority to KR1020007006121A priority patent/KR100559914B1/en
Publication of WO1999030362A1 publication Critical patent/WO1999030362A1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/94Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/118Post-treatment of the bump connector
    • H01L2224/1183Reworking, e.g. shaping
    • H01L2224/1184Reworking, e.g. shaping involving a mechanical process, e.g. planarising the bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27Manufacturing methods
    • H01L2224/274Manufacturing methods by blanket deposition of the material of the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/2901Shape
    • H01L2224/29016Shape in side view
    • H01L2224/29018Shape in side view comprising protrusions or indentations
    • H01L2224/29019Shape in side view comprising protrusions or indentations at the bonding interface of the layer connector, i.e. on the surface of the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/731Location prior to the connecting process
    • H01L2224/73101Location prior to the connecting process on the same surface
    • H01L2224/73103Bump and layer connectors
    • H01L2224/73104Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81009Pre-treatment of the bump connector or the bonding area
    • H01L2224/8101Cleaning the bump connector, e.g. oxide removal step, desmearing
    • H01L2224/81012Mechanical cleaning, e.g. abrasion using hydro blasting, brushes, ultrasonic cleaning, dry ice blasting, gas-flow
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81009Pre-treatment of the bump connector or the bonding area
    • H01L2224/8101Cleaning the bump connector, e.g. oxide removal step, desmearing
    • H01L2224/81013Plasma cleaning
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/811Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector the bump connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/81101Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector the bump connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a bump connector, e.g. provided in an insulating plate member
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119Arrangement of the bump connectors prior to mounting
    • H01L2224/81191Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812Applying energy for connecting
    • H01L2224/81201Compression bonding
    • H01L2224/81205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83101Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83191Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83856Pre-cured adhesive, i.e. B-stage adhesive
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00013Fully indexed content
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01025Manganese [Mn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01057Lanthanum [La]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/0665Epoxy resin
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/0781Adhesive characteristics other than chemical being an ohmic electrical conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/1579Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49133Assembling to base an electrical component, e.g., capacitor, etc. with component orienting
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/28Web or sheet containing structurally defined element or component and having an adhesive outermost layer
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/28Web or sheet containing structurally defined element or component and having an adhesive outermost layer
    • Y10T428/2852Adhesive compositions
    • Y10T428/2857Adhesive compositions including metal or compound thereof or natural rubber

Definitions

  • the present invention relates generally methods and apparatuses for forming electrical connections. More specifically, the present invention relates to methods and apparatuses for making z-axis electrical connections between integrated circuit chips and their packaging circuits.
  • One technique used to reduce circuit size and improve performance involves attaching IC devices directly to a substrate using perimeter or area arrays of solder balls mounted on the face of a chip. By inverting or "flipping" the chip such that the balls are placed in contact with pads on the substrate and passing the entire assembly through a solder reflow process, the IC may be metallurgically bonded to the substrate.
  • flip-chip assembly technology was first pioneered over 30 years ago, it has been successfully exploited in only a few different segments of the electronics industry. The most notable examples of electronic products which have exploited flip-chip assembly include wristwatches, automotive sensors/controllers and mainframe computers.
  • a typical assembly process for flip-chip assembly involves the following steps: 1) flux paste is applied to the substrate bond pads; 2) the IC is aligned and placed on the substrate while the tackiness in the flux holds the chip in place; 3) the assembly is passed through the reflow oven and the solder melts and bonds metallurgically with the substrate pads; and 4) the sample is passed through a flux cleaning operation. Flux removal has normally been done with solvent rinses.
  • the finished flip-chip assembly must then maintain electrical continuity throughout the lifetime of the device as measured by accelerated tests such as thermal cycling and thermal shock. Mismatches of both the coefficient of thermal expansion (CTE) and the elastic modulus (E) between the silicon IC and the PCB generate high stresses in the contact joints when the circuit is passed through thermal excursions. These stresses can lead to solder joint fatigue failure after repeated temperature cycles, and this is a primary failure mechanism for flip-chip joints.
  • This mechanism has limited the selection of substrate materials mainly to ceramic hybrid substrates such as Al 2 O 3 , which has high modulus and low CTE, properties similar to silicon. Even with ceramic substrates, flip-chip assembly is limited to applications with small dice.
  • underfill resin is applied as a liquid and is allowed to wick under the reflowed assembly.
  • the current procedure for applying and curing underfill resins is separate from and is appended to the overall process sequence described above. After the reflow .and flux removal steps, it is necessary to: pre-dry the bonded assembly, preheat the bonded assembly (to aid the wick-under), dispense resin, allow resin to wick under the die, dispense again, and then cure.
  • Currently available underfill resins require cures of up to 2 hours at 150°C. The extra dispense steps are often needed in order to make sure that there is no entrapped air under the chip and also to provide a good fillet shape. Developing and maintaining good control over these types of material characteristics and dispensing processes is very difficult, and any imperfections will hurt the reliability of the solder joints.
  • the choice of chemistry for the underfill adhesive is constrained by the processing and performance requirements stated above. For best fatigue performance, it is best to choose materials that have the highest modulus and lowest CTE over the temperature range of the thermal cycling. For polymers, this means a glass transition temperature (Tg) above 170°C. By filling polymers with inorganic fillers such as SiO 2 the CTE and modulus may be brought closer to that of silicon. However, to achieve CTE of less than 30 ppm per degrees Celsius in a polymer system, a filler loading of 50% by volume or higher is typically required. Such high filler loading raises the viscosity significantly. To achieve the required balance, it is common to use epoxy resins with the lowest possible viscosity.
  • the present invention provides a new way to simplify the flip-chip assembly process and enables the use of a broader range of materials thereby reducing assembly cost and improving interconnect reliability.
  • One aspect of the present invention relates to a method for connecting an integrated circuit chip to a circuit substrate.
  • the method includes the step of pre- applying adhesive directly to a bumped side of the integrated circuit chip and removing portions of the adhesive to expose the bumps.
  • the portions of adhesive can be removed after the adhesive application process, or can be removed during the application process.
  • the method also includes the step of pressing the bumped side of the integrated circuit chip, which has previously been coated with adhesive, against the circuit substrate such that the bumps provide an electrical connection between the integrated circuit chip and the circuit substrate.
  • the pre-applied adhesive on the chip forms a bond between the integrated circuit chip and the circuit substrate.
  • the adhesive for example, by applying the adhesive to the bumped IC prior to substrate attachment, encapsulation of the bumps is easier to achieve and can be more easily inspected. Also, because no wick under processes are used, the viscosity requirements for adhesive application are significantly relaxed as adhesives with viscosities on the order of about 1000 to about 30,000 poise may be used to achieve effective encapsulation. The removal of the viscosity constraint permits higher filler loading, and the use of alternative chemistries and catalysis systems. Such extra formulation latitude has the potential to enable higher reliability assemblies through improved adhesive material properties. Additionally, the above-described method offers the potential for fluxless attach due to the scrubbing action of the bumps as they deform in the bonding process.
  • Another aspect of the present invention relates to a method for preparing integrated circuit chips for assembly.
  • the method includes the step of providing a wafer including a bumped side having a plurality of conductive bumps.
  • the method also includes the steps of applying adhesive to the bumped side of the wafer, and dicing the wafer into individual integrated circuit chips. Because the adhesive is deposited at the wafer level, no dispensing, wicking, or damming are required. Additionally, with the use of faster curatives, post curing may be eliminated.
  • a further aspect of the present invention relates to an integrated circuit chip.
  • the integrated circuit chip includes a bumped side having a plurality of conductive bumps.
  • the chip also includes a layer of adhesive that covers the bumped side.
  • the bumps have exposed contact regions that are substantially uncovered by the adhesive layer.
  • the adhesive layer protects the bumped wafer during handling to increase yields.
  • the exposed contact regions facilitate providing an electrical connection with a circuit substrate.
  • Still another aspect of the present invention relates to a conductive tape including an adhesive layer having a top surface and a bottom surface.
  • the tape also includes a plurality of conductive particles disposed within the adhesive layer. At least one of the particles has an exposed top contact region at the top surface of the adhesive layer, and an exposed bottom contact region at the bottom surface of the adhesive layer.
  • One further aspect of the present invention relates to a method for providing an electrical connection between first and second electrical components.
  • the method includes the step of providing a conductive tape having an adhesive layer including a top surface opposite a bottom surface and a plurality of conductive particles disposed within the adhesive layer. Each of the particles extends across a thickness of the adhesive layer and includes an exposed top contact region located at the top surface of the adhesive layer, and an exposed bottom contact region located at the bottom surface of the adhesive layer.
  • the method also includes the step of pressing the conductive tape between the first and second electrical components.
  • An additional aspect of the present invention relates to a method for making a conductive tape.
  • the method includes the step of applying adhesive to a plurality of conductive particles, and removing portions of the adhesive that overcoat the conductive particles such that exposed contact regions of the conductive particles are generated.
  • Figs. 1 A-1C illustrate a method for preparing an IC chip for connection to a circuit substrate
  • Figs. 2A-2B illustrate a method for connecting the prepared IC chip of Fig. IC to a circuit substrate
  • Figs. 3A-3B are micrographs of an IC chip processed via the method of Figs. 1 A-1C, Fig. 3 A shows the chip prior to abrasion and Fig. 3B shows the chip after abrasion;
  • Figs. 4A-4C illustrate an alternative method for preparing an IC chip for connection to a circuit substrate
  • Figs. 5A-5B are micrographs of an IC chip processed via the method of Figs. 4A-4C, Fig. 5 A shows the chip prior to abrasion and Fig. 5B shows the chip after abrasion;
  • Fig. 6A is a cross-sectional micrograph of an IC chip connected to a circuit substrate, the IC chip was not subjected to an abrasion step prior to connection;
  • Fig. 6B is a cross-sectional micrograph of an IC chip connected to a circuit substrate, the IC chip was subjected to an abrasion step prior to connection;
  • Figs. 7A and 7B illustrate a method for making a conductive tape
  • Figs. 8A and 8B illustrate a method for making an electrical connection using the conductive tape of Figs. 7A and 7B;
  • Figs. 9A-9D illustrate a method for encapsulating bumps on wafer integrated circuits.
  • the present invention provides an alternate means for applying underfill adhesive resin to an IC chips.
  • underfill resin is applied to the bumped sides of IC chips, preferably at wafer level, before the chips have been bonded to an interconnect substrate such as a printed circuit board (PCB).
  • the resin may be applied by techniques such as laminating a film material or by liquid coating.
  • the present invention allows resin to be directly coated on the entire exposed surface/face of the IC chips. Consequently, the problems with entrapped air or incomplete filling typically associated with the traditional underfill are eliminated.
  • underfill resin coverage and thickness can be controlled to ensure uniformity. Because the wick-under process is eliminated, rheological requirements of the uncured resin are relaxed. This in turn can permit the use of alternative chemistries and higher filler loading to attain better mechanical properties after cure.
  • portions of the adhesive resin are removed to expose the tops of the solder bumps.
  • a mechanical process can be used to remove the previously applied adhesive from the tops of the bumps.
  • Exemplary processes include rubbing the adhesive with an abrasive material, scraping the adhesive with a knife edge, or compressing the adhesive to thin and eventually crack or otherwise displace the adhesive material from the tops of the bumps.
  • the above-described adhesive removal step is important because to achieve good metal-to-metal contact between the solder bumps and the interconnect substrate prior to the reflow step, the top surfaces of the bumps should preferably be at least partially exposed.
  • the adhesive removal and bump exposing step also function to remove oxide films from the bumps that were formed during their initial reflow.
  • a film or other type of protective cover may be applied to the wafer/chips to protect the adhesive and the exposed bumps.
  • the wafer forming the chips is diced into a plurality of discrete chips. Following wafer dicing and removal of the protective film, a selected IC chip can be aligned and pre-attached to the interconnect substrate with heat and pressure.
  • the solder bumps of the chip are deformed slightly in order to further ensure both good metal to metal contact between the IC and the interconnect substrate as well as good wetting of the adhesive to the substrate.
  • the bump deformation accommodates the stand off of the IC from the substrate and allows the adhesive to be brought down to contact and fully wet the substrate surface thereby completely filling the cavity under the chip.
  • the collapse of the bumps causes the surface oxides on the solder bumps to crack and open exposing fresh solder which is then smeared across the substrate pads forming a good metallurgical bond.
  • Figs. 1 A-1C show an exemplary process, in accordance with the principles of the present invention, for preparing an IC chip for electrical connection to a circuit substrate. Fig.
  • the bumps 24 can be made of a variety of known conductive materials. Exemplary materials include meltable solid metals, gold, conductive slurries, conductive polymers, electroless nickel, and electroless gold.
  • the bumps 24 are preferably deposited on input/output pads of the chip 20 and protrude or project outward from the passivation surface 22 of the chip 20.
  • the bumped side of the chip 20 has been covered with a layer of adhesive material 26 such as adhesive film or adhesive solution.
  • the adhesive can be deposited or applied to the bumped side of the chip by any number of known techniques. For example, the adhesive can be coated as a hot melt, coated from solution, or bonded as a film in a lamination process.
  • the adhesive material 26 fills the volume around the bumps 24 and protects the bumps 24 during handling prior to assembly.
  • the adhesive material 20 has a thickness which is less than the heights of the bumps 24.
  • the exposed surface of the adhesive 26 has a plurality of adhesive protuberances 28 that correspond to the bumps 24.
  • the protuberances 28 cover the bumps 24 and project outward from a substantially flat primary adhesive surface 30 that is located between the bumps 24.
  • the adhesive is applied as a liquid, the liquid is preferably b-stage cured or dried to form an adhesive film. To ensure a better electrical connection with a substrate, it is preferred to at least partially remove the adhesive protuberances 28 that cover the bumps 24. As shown in Fig.
  • an abrasion process is employed to remove the adhesive material located on top of the bumps 24 exposing the conductive bumps 24 for better electrical connection with a packaging substrate.
  • an abrasive material 32 such as sandpaper, micro abrasive, abrasive pads available from 3M Company, St. Paul, MN under the trade designation Scotch Bright, a cloth, a scraping blade or a coating knife is brought in contact with the adhesive protuberances 28 that cover the bumps 24 such that the bumps 24 are exposed for electrical conduction. Because the protuberances project above the average adhesive height on the chip 20, such protuberances become pressure focal points that receive the most abrasion or cutting.
  • Fig. IC shows the chip 20 after the bumps have been exposed via abrasion. Once the bumps have been exposed, a film, tape or other type of protective cover may be applied to the chip 20 to protect the adhesive 26 and the exposed bumps 24.
  • a variety of techniques can be used to expose the conductive bumps 24. If the adhesive is coated as a liquid, a scraper or knife edge can be used to remove adhesive from the bumps during the coating process. For example, the knife could be used to spread the adhesive and simultaneously remove portions of the adhesive from over the bumps 24. Alternatively, the bumps 24 could be exposed via abrasion after the liquid adhesive has hardened. Furthermore, the adhesive could be applied as a film with portions of the film being removed by an abrasion process. As shown in Fig. IC, each bump 24 extends completely across the adhesive layer 26. In this manner, the height of each abraded bump 24 is roughly equal to or higher than the thickness of at least portions of the adhesive layer 26.
  • Figs. 2 A and 2B illustrate a method for electrically connecting the prepared chip 20 to a circuit substrate 34 such as a packaging circuit.
  • a circuit substrate 34 such as a packaging circuit.
  • exposed regions 36 of the bumps 24 are aligned with circuit pads 38 of the circuit substrate 34.
  • the chip 20 is pressed against the circuit substrate 34 with sufficient force to generate electrical contact between the bumps 24 and the circuit pads 38, and to cause the adhesive 26 to wet and fill around the bumps 24 and circuit substrate 34.
  • the bumps 24 it is preferred for the bumps 24 to deform during the bonding process.
  • the adhesive 26 may be cured during the bonding process or in a separate bake cure at a later time. Once cured, the adhesive 26 provides the mechanical bond between the IC chip 20 and substrate 34, redistributes the stresses at the solder joints and encapsulates the bumps 24 protecting them from the environment.
  • an IC chip manufactured by Flipchip Technology was utilized. Solder bumps having 4 mil diameters were located on the perimeter of the chip.
  • Fig. 3 A is a micrograph of the chip after having been coated with adhesive. The 4 mil tall bumps were higher than the thickness of the adhesive, so there was substantial protrusion of these bumps above the primary adhesive surface on the chip surface.
  • An Imperial Lapping Film micro abrasive manufactured by 3M Corporation was used to remove the adhesive from the tops of the bumps so as to expose the bumps.
  • Fig. 3B is a micrograph the chip after the bumps have been exposed via abrasion. Inspections of the abraded parts found no evidence of abraded conductive material on the processed parts. The abraded adhesive and bump materials were apparently carried away by the abrasive film.
  • Figs. 4A-4C illustrate another process, in accordance with the principles of the present invention, for preparing an IC chip for connection to a circuit substrate. It will be appreciated that the process of Figs. 4A-4C has aspects that are similar to the process of Figs. 3A-3C.
  • Fig. 4A shows an IC chip 120 including a plurality of conductive bumps 124 deposited on a passivation surface 122 of the chip 120.
  • the bumped side of the chip 120 is covered with a layer of adhesive material 126 having a thickness equal to or greater than the heights of the bumps 124.
  • the adhesive material 126 covers the bumps 124 and has an exposed primary surface 130 that is substantially parallel to the passivation surface 122.
  • a cutting or abrasion process is employed to remove the adhesive material on top of the bumps 124 exposing the conductive bumps 124 for better electrical connection with a packaging substrate.
  • an abrasive material 132 is used to burnish the entire primary surface 130 of the adhesive 126 such that the bumps 124 are exposed for electrical conduction.
  • Fig. 4C shows the chip 120 after the bumps have been exposed via abrasion. Once the bumps have been exposed, a film, tape or other type of protective cover may be applied to the chip 120 to protect the adhesive 126 and the exposed bumps 124. As shown in Fig. 4C, each bump 124 extends completely across the thickness of the adhesive layer 126.
  • each abraded bump 124 is roughly equal to the thickness of at least portions of the adhesive layer 126. Additionally, the exposed regions 36 of the bumps 24 are substantially flush with respect to the primary adhesive surface 30. It will be appreciated that the chip 120 can be connected to a circuit substrate in substantially the same manner previously described with respect to Figs. 2 A and 2B.
  • Fig. 5 A is a micrograph of an exemplary chip having bumps which have been coated with adhesive in the same manner the chip 120 of Fig. 4A.
  • Fig. 5B is a micrograph of the chip of Fig. 5 A after portions of the adhesive have been abraded to expose the conductive bumps.
  • Fig. 6A shows a cross- sectional image of a non-abraded chip bonded to a FR4 board using Pyralux, a no- flow adhesive manufactured by DuPont.
  • the cross-sectional photo shows that the bumps are not in contact with the substrate because the adhesive is thick and covering the bumps.
  • Fig. 6B shows a cross-sectional image of a polished/abraded chip bonded to a FR4 board using Pyralux.
  • the cross-section photo of Fig. 6B shows that the bumps are in contact with the substrate because the polishing process was used to remove the extra adhesive from the bump tops.
  • the adhesive coating flows significantly, the bumps will push through the adhesive somewhat during bonding. However, the adhesive 126 can get trapped under the bump, thereby preventing good metallurgical bond formation. Consequently, even when high flow adhesives are utilized, it is still typically preferred to abrade the adhesives.
  • Figs. 7A-7B show another aspect of the present invention which relates to a method for making a z-axis conductive tape.
  • the method includes the step of providing an array of conductive particles 210.
  • An exemplary size distribution for the particles is from 20-75 micrometers.
  • the method also includes the step of coating the particles 210 with a layer of adhesive 214 as shown in Fig. 7A.
  • the adhesive 214 can be applied to the particles 210 by a variety of techniques.
  • the adhesive can be coated as a hot melt, coated from solution, pressed as a film upon the particles 210, or bonded as a film in a lamination process.
  • the particles can be mixed within an adhesive suspension which is spread to form a layer or film of adhesive having a plurality of coated particles contained therein.
  • the adhesive 214 has a primary thickness t that is less than the size of the particles 210.
  • the adhesive 214 has a top surface 216 having a plurality of humps or top protuberances 218 that correspond to the particles 210.
  • the adhesive 214 also includes a bottom surface 217 having a plurality of bottom humps or protuberances 219 that correspond to the particles 210.
  • the adhesive may have a primary thickness equal to or greater than the size of the particles. In such an embodiment, the adhesive would preferably define substantially flat top and bottom surfaces.
  • the adhesive 214 After the adhesive 214 has been applied to the particles 210, at least portions of the top protuberances 218 are removed such that top contact regions 220 of the particles 210 are exposed. Similarly, at least portions of the bottom protuberances 219 are removed such that bottom contact regions 224 of the particles 210 are exposed.
  • the particles 210 can be exposed by techniques such as burnishing or polishing the top and bottom surfaces 216 and 217 of the adhesive 214 with an abrasive material.
  • the particles 210 can initially be supported on a release liner (not shown) while adhesive is applied to the particles 210.
  • a release liner (not shown)
  • the liner is removed from the back or bottom side 217 of the adhesive 214 allowing the bottom side 217 of the adhesive to be processed.
  • Fig. 7B shows the adhesive 214 after the top and bottom contact regions 220 and 224 have been exposed.
  • the product depicted in Fig. 7B comprises a strip of conductive tape 226 suitable for providing z-axis electrical connections.
  • the particles 210 of the tape 226 have sizes substantially equal to or greater than the thickness of the adhesive 214. As a result, each particle 210 extends completely across the thickness of the adhesive 214.
  • a protective film or cover can be used to protect the exposed top and bottom contact regions 220 and 224 until the tape 226 is actually used to provide an electrical connection.
  • Figs. 8 A and 8B show a method of providing a z-axis connection between first and second electrical components 228 and 230 using the conductive tape 226. As shown in Fig.
  • the conductive tape 226 is positioned between conducting pads 232 of the electrical components 228 and 230.
  • the tape 226 is pressed between the electrical components 228 and 230 with sufficient force to generate electrical contact between the particles 210 and the circuit pads 232. While the tape 226 is pressed, the tape 226 is also heated such that the adhesive 214 wets and fills around the particles 210, and forms a bond between the electrical components 228 and 230.
  • the adhesive can be cured during the bonding process or in a separate bake cure at a later time.
  • Figs. 9A-9D illustrate an exemplary method for manufacturing integrated circuit chips in accordance with the principles of the present invention.
  • Fig. 9A shows a wafer 320 having a passivation surface 322 on which a plurality of conductive bumps 324 are disposed.
  • An adhesive film 326 with a protective backing 328 is located adjacent to the passivation surface 322.
  • Fig. 9B shows the adhesive film 326 being pressed against the passivation surface 322 of the wafer 320.
  • the adhesive 326 covers the bumps 324 and deforms to fill the voids around the bumps 324. Also, the adhesive film 326 bonds with the passivation surface 322 of the wafer 320.
  • the wafer 320 which has been pre-coated with adhesive, is diced or divided into discrete integrated circuits 330.
  • the backing layer 328 is removed from the integrated circuits 330 such that the adhesive layer 326 is exposed. With the backing 328 removed, the integrated circuits are ready for connection to a substrate.
  • the adhesive can be coated as a hot melt or coated from solution.
  • the above-described method can also include the step of removing portions of the adhesive from the bumps to generate exposed contact areas as previously disclosed in the detailed description.

Abstract

The present invention relates to a method for connecting an integrated circuit chip (20) to a circuit substrate (34). The method includes the step of pre-applying adhesive (26) directly to a bumped side of integrated circuit chip. The method also includes the step of pressing the bumped side of the integrated circuit chip, which has previously been coated with adhesive, against the circuit substrate such that the bumps (24) provide an electrical connection between the integrated circuit chip and the circuit substrate. The pre-applied adhesive on the chip forms a bond between the integrated circuit chip and the circuit substrate.

Description

METHODS AND APPARATUSES FOR MAKING Z-AXIS ELECTRICAL CONNECTIONS
FIELD OF THE INVENTION
The present invention relates generally methods and apparatuses for forming electrical connections. More specifically, the present invention relates to methods and apparatuses for making z-axis electrical connections between integrated circuit chips and their packaging circuits.
BACKGROUND OF THE INVENTION
The vast majority of electronic circuit assemblies in the world today utilize integrated circuit (IC) chips which have been housed in protective packages. These packages provide mechanical and sometimes thermal protection for the chips while also providing an intermediate level of interconnection between the chips and printed circuit boards. Years ago, package sizes were large compared to the size of chips. In part this was necessary because attainable feature sizes for printed circuit boards (PCB) were very large compared to those of chips. Over time, the ability to produce fine-featured circuit boards has improved and package sizes have correspondingly decreased relative to IC size. However, because of the needs to cut costs and reduce circuit size and improve performance, there has been a drive to develop circuit assembly methods which minimize the materials and processes which are required to yield a functional device.
One technique used to reduce circuit size and improve performance involves attaching IC devices directly to a substrate using perimeter or area arrays of solder balls mounted on the face of a chip. By inverting or "flipping" the chip such that the balls are placed in contact with pads on the substrate and passing the entire assembly through a solder reflow process, the IC may be metallurgically bonded to the substrate. Although flip-chip assembly technology was first pioneered over 30 years ago, it has been successfully exploited in only a few different segments of the electronics industry. The most notable examples of electronic products which have exploited flip-chip assembly include wristwatches, automotive sensors/controllers and mainframe computers. These applications are characterized by the need for either extremely compact circuit size (watches, automotive) or by extremely high computing power per unit volume (mainframes). This underscores the simple fact that by eliminating the intermediate IC package, flip-chip assembly provides the smallest possible footprint for silicon on the circuit board. A primary reason why flip-chip technology has not enjoyed a more widespread use is because the methodology, as it has currently been developed, is extremely process and equipment intensive. As a result, flip-chip technology is expensive to implement .and provides many opportunities for problems to arise. In addition, process and performance requirements of the applications have reached the limits of current materials.
Existing flip-chip technology utilizes chips for which solder has been pre- applied to the interconnection pads. The solder is normally either a 95Pb-5Sn or a 63Sn-37Pb alloy, and it is normally reflowed to form a nearly spherical "bump" prior to final board assembly. A typical assembly process for flip-chip assembly involves the following steps: 1) flux paste is applied to the substrate bond pads; 2) the IC is aligned and placed on the substrate while the tackiness in the flux holds the chip in place; 3) the assembly is passed through the reflow oven and the solder melts and bonds metallurgically with the substrate pads; and 4) the sample is passed through a flux cleaning operation. Flux removal has normally been done with solvent rinses.
Originally it was required to use chlorinated solvents to remove the flux residues, but more recently improvements to the flux chemistry has permitted the use of more desirable solvents.
The finished flip-chip assembly must then maintain electrical continuity throughout the lifetime of the device as measured by accelerated tests such as thermal cycling and thermal shock. Mismatches of both the coefficient of thermal expansion (CTE) and the elastic modulus (E) between the silicon IC and the PCB generate high stresses in the contact joints when the circuit is passed through thermal excursions. These stresses can lead to solder joint fatigue failure after repeated temperature cycles, and this is a primary failure mechanism for flip-chip joints. This mechanism has limited the selection of substrate materials mainly to ceramic hybrid substrates such as Al2O3, which has high modulus and low CTE, properties similar to silicon. Even with ceramic substrates, flip-chip assembly is limited to applications with small dice.
During the last ten to fifteen years there has been increasing interest in learning how to apply this flip-chip assembly to both larger size die and also to a broader range of printed circuit substrates. Specifically the increased wiring densities available with today's organic based substrates makes them suitable low cost substitutes for ceramic substrates. However, the relatively high CTE of organic materials has slowed the implementation of flip-chip assembly on organic substrates due to the aforementioned failure mechanism. An important breakthrough has been the development of underfill process. Underfill process uses a high modulus curable adhesive to fill the empty space between the solder balls under the chip so that the stress in the joint is shared by the adhesive and distributed more evenly across the entire interface as opposed to being concentrated at the perimeter balls. The use of an "underfill" adhesive as described above has enabled a flip-chip technology to be applied to a broader range of assemblies.
In current practice, underfill resin is applied as a liquid and is allowed to wick under the reflowed assembly. The current procedure for applying and curing underfill resins is separate from and is appended to the overall process sequence described above. After the reflow .and flux removal steps, it is necessary to: pre-dry the bonded assembly, preheat the bonded assembly (to aid the wick-under), dispense resin, allow resin to wick under the die, dispense again, and then cure. Currently available underfill resins require cures of up to 2 hours at 150°C. The extra dispense steps are often needed in order to make sure that there is no entrapped air under the chip and also to provide a good fillet shape. Developing and maintaining good control over these types of material characteristics and dispensing processes is very difficult, and any imperfections will hurt the reliability of the solder joints.
Recently, an alternative approach for applying underfill resin has been pursued in which the uncured liquid resin is actually dispensed prior to the chip placement. In this case, special adhesive formulations are used that are capable of providing some degree of a fluxing action as they cure in the reflow oven. Because the resin is present on the board before the chip is placed, it is necessary to press the chip down into the resin and displace the resin from the contact sites. This approach eliminates an extra adhesive curing step, and also eliminates the subsequent dispense and wick- under step. However, it has been shown that in order for this approach to work, the underfill resin must be unfilled. The inability to utilize fillers in the underfill resin is a constraint that substantially limits the utility of this approach. See, for example, U.S. Patent No. 5,128,746, Shi et al., High Performance Underfills for Low-Cost Flipchip Applications, Proc. 3d Int'l Symp. On Adv. Packaging Materials, March 1997; Gamota et al., Advanced Flipchip Materials: Reflowable Underfill Systems, Proc. Pac. Rim ASME Int'l Intersociety Electronic and Photonic Packaging Confi, ASME, June 1997; Johnson et al., Reflow Curable Polymer Fluxes for Flipchip Assembly, Proc. Surface Mount Int'l 1997.
The choice of chemistry for the underfill adhesive is constrained by the processing and performance requirements stated above. For best fatigue performance, it is best to choose materials that have the highest modulus and lowest CTE over the temperature range of the thermal cycling. For polymers, this means a glass transition temperature (Tg) above 170°C. By filling polymers with inorganic fillers such as SiO2 the CTE and modulus may be brought closer to that of silicon. However, to achieve CTE of less than 30 ppm per degrees Celsius in a polymer system, a filler loading of 50% by volume or higher is typically required. Such high filler loading raises the viscosity significantly. To achieve the required balance, it is common to use epoxy resins with the lowest possible viscosity. Highly filled and cured to a high Tg, these materials are quite brittle when cured and have poor adhesion to polyimide and aluminum nitride passivation layers on the IC's. The optimization of an underfill adhesive system is, therefore, a necessary compromise between processing requirements and performance requirements. An improved flip-chip assembly process or construction which reduced or eliminated any of these materials constraints has the potential to significantly improve the reliability of flip-chip assembly through improved chemistry.
In review of the background, a reliable solder flip-chip method of IC interconnect on ceramic substrates is just beginning to be applied to organic substrates. Significant processing and materials challenges are slowing this technology in spite of strong demand from designers. The current flip-chip assembly process has too many steps, is too costly and the reliability is limited due to the complex and conflicting materials requirements. A simplified flip-chip assembly process which reduces cost and demands from the underfill adhesive system will enable flip-chip assembly to become a more broadly attractive approach for circuit assembly.
SUMMARY OF THE INVENTION The present invention provides a new way to simplify the flip-chip assembly process and enables the use of a broader range of materials thereby reducing assembly cost and improving interconnect reliability. One aspect of the present invention relates to a method for connecting an integrated circuit chip to a circuit substrate. The method includes the step of pre- applying adhesive directly to a bumped side of the integrated circuit chip and removing portions of the adhesive to expose the bumps. The portions of adhesive can be removed after the adhesive application process, or can be removed during the application process. The method also includes the step of pressing the bumped side of the integrated circuit chip, which has previously been coated with adhesive, against the circuit substrate such that the bumps provide an electrical connection between the integrated circuit chip and the circuit substrate. The pre-applied adhesive on the chip forms a bond between the integrated circuit chip and the circuit substrate. The above-described method provides numerous advantages over the prior art.
For example, by applying the adhesive to the bumped IC prior to substrate attachment, encapsulation of the bumps is easier to achieve and can be more easily inspected. Also, because no wick under processes are used, the viscosity requirements for adhesive application are significantly relaxed as adhesives with viscosities on the order of about 1000 to about 30,000 poise may be used to achieve effective encapsulation. The removal of the viscosity constraint permits higher filler loading, and the use of alternative chemistries and catalysis systems. Such extra formulation latitude has the potential to enable higher reliability assemblies through improved adhesive material properties. Additionally, the above-described method offers the potential for fluxless attach due to the scrubbing action of the bumps as they deform in the bonding process. Another aspect of the present invention relates to a method for preparing integrated circuit chips for assembly. The method includes the step of providing a wafer including a bumped side having a plurality of conductive bumps. The method also includes the steps of applying adhesive to the bumped side of the wafer, and dicing the wafer into individual integrated circuit chips. Because the adhesive is deposited at the wafer level, no dispensing, wicking, or damming are required. Additionally, with the use of faster curatives, post curing may be eliminated.
A further aspect of the present invention relates to an integrated circuit chip. The integrated circuit chip includes a bumped side having a plurality of conductive bumps. The chip also includes a layer of adhesive that covers the bumped side. The bumps have exposed contact regions that are substantially uncovered by the adhesive layer. The adhesive layer protects the bumped wafer during handling to increase yields. The exposed contact regions facilitate providing an electrical connection with a circuit substrate. Still another aspect of the present invention relates to a conductive tape including an adhesive layer having a top surface and a bottom surface. The tape also includes a plurality of conductive particles disposed within the adhesive layer. At least one of the particles has an exposed top contact region at the top surface of the adhesive layer, and an exposed bottom contact region at the bottom surface of the adhesive layer.
One further aspect of the present invention relates to a method for providing an electrical connection between first and second electrical components. The method includes the step of providing a conductive tape having an adhesive layer including a top surface opposite a bottom surface and a plurality of conductive particles disposed within the adhesive layer. Each of the particles extends across a thickness of the adhesive layer and includes an exposed top contact region located at the top surface of the adhesive layer, and an exposed bottom contact region located at the bottom surface of the adhesive layer. The method also includes the step of pressing the conductive tape between the first and second electrical components.
An additional aspect of the present invention relates to a method for making a conductive tape. The method includes the step of applying adhesive to a plurality of conductive particles, and removing portions of the adhesive that overcoat the conductive particles such that exposed contact regions of the conductive particles are generated.
A variety of additional advantages of the invention will be set forth in part in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The advantages of the invention will be realized and attained by means of the elements and combinations particularly pointed out in the claims. It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention as claimed.
BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate several embodiments of the invention and together with the description, serve to explain the principles of the invention. A brief description of the drawings is as follows:
Figs. 1 A-1C illustrate a method for preparing an IC chip for connection to a circuit substrate;
Figs. 2A-2B illustrate a method for connecting the prepared IC chip of Fig. IC to a circuit substrate;
Figs. 3A-3B are micrographs of an IC chip processed via the method of Figs. 1 A-1C, Fig. 3 A shows the chip prior to abrasion and Fig. 3B shows the chip after abrasion;
Figs. 4A-4C illustrate an alternative method for preparing an IC chip for connection to a circuit substrate;
Figs. 5A-5B are micrographs of an IC chip processed via the method of Figs. 4A-4C, Fig. 5 A shows the chip prior to abrasion and Fig. 5B shows the chip after abrasion;
Fig. 6A is a cross-sectional micrograph of an IC chip connected to a circuit substrate, the IC chip was not subjected to an abrasion step prior to connection; Fig. 6B is a cross-sectional micrograph of an IC chip connected to a circuit substrate, the IC chip was subjected to an abrasion step prior to connection;
Figs. 7A and 7B illustrate a method for making a conductive tape; and
Figs. 8A and 8B illustrate a method for making an electrical connection using the conductive tape of Figs. 7A and 7B; and
Figs. 9A-9D illustrate a method for encapsulating bumps on wafer integrated circuits.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Reference will now be made in detail to exemplary embodiments of the present invention which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.
The present invention provides an alternate means for applying underfill adhesive resin to an IC chips. In this case, underfill resin is applied to the bumped sides of IC chips, preferably at wafer level, before the chips have been bonded to an interconnect substrate such as a printed circuit board (PCB). The resin may be applied by techniques such as laminating a film material or by liquid coating. In contrast to traditional underfill methods that rely on wicking to cover the hidden surface, the present invention allows resin to be directly coated on the entire exposed surface/face of the IC chips. Consequently, the problems with entrapped air or incomplete filling typically associated with the traditional underfill are eliminated. With the present method, underfill resin coverage and thickness can be controlled to ensure uniformity. Because the wick-under process is eliminated, rheological requirements of the uncured resin are relaxed. This in turn can permit the use of alternative chemistries and higher filler loading to attain better mechanical properties after cure.
After the chips have been coated with the adhesive resin, or during the coating process itself, portions of the adhesive resin are removed to expose the tops of the solder bumps. For example, a mechanical process can be used to remove the previously applied adhesive from the tops of the bumps. Exemplary processes include rubbing the adhesive with an abrasive material, scraping the adhesive with a knife edge, or compressing the adhesive to thin and eventually crack or otherwise displace the adhesive material from the tops of the bumps. The above-described adhesive removal step is important because to achieve good metal-to-metal contact between the solder bumps and the interconnect substrate prior to the reflow step, the top surfaces of the bumps should preferably be at least partially exposed. The adhesive removal and bump exposing step also function to remove oxide films from the bumps that were formed during their initial reflow. Immediately after the bump exposure operation has been completed, a film or other type of protective cover may be applied to the wafer/chips to protect the adhesive and the exposed bumps. After the protective film or cover has been applied to the chips, the wafer forming the chips is diced into a plurality of discrete chips. Following wafer dicing and removal of the protective film, a selected IC chip can be aligned and pre-attached to the interconnect substrate with heat and pressure. During this pre-attachment step, the solder bumps of the chip are deformed slightly in order to further ensure both good metal to metal contact between the IC and the interconnect substrate as well as good wetting of the adhesive to the substrate. Specifically the bump deformation accommodates the stand off of the IC from the substrate and allows the adhesive to be brought down to contact and fully wet the substrate surface thereby completely filling the cavity under the chip. In addition, the collapse of the bumps causes the surface oxides on the solder bumps to crack and open exposing fresh solder which is then smeared across the substrate pads forming a good metallurgical bond.
When the resin-coated IC chip is bonded to the interconnect substrate, the pre- applied adhesive forms and maintains a mechanical bond between the chip and the substrate significantly reducing the stress in the solder joints. Depending on the application, the solder joints may be formed without flux and still form reliable interconnects. In this case, the adhesive serves to affix the IC to the board prior to reflow instead of a flux paste. The solder reflow process can also serve to partially or even fully cure the underfill resin, which can possibly eliminate the need for an additional post cure. Figs. 1 A-1C show an exemplary process, in accordance with the principles of the present invention, for preparing an IC chip for electrical connection to a circuit substrate. Fig. 1 A shows an IC chip 20 or wafer having a passivation surface 22 on which a plurality of conductive bumps 24, such as solder bumps, are disposed. The bumps 24 can be made of a variety of known conductive materials. Exemplary materials include meltable solid metals, gold, conductive slurries, conductive polymers, electroless nickel, and electroless gold. The bumps 24 are preferably deposited on input/output pads of the chip 20 and protrude or project outward from the passivation surface 22 of the chip 20. The bumped side of the chip 20 has been covered with a layer of adhesive material 26 such as adhesive film or adhesive solution. The adhesive can be deposited or applied to the bumped side of the chip by any number of known techniques. For example, the adhesive can be coated as a hot melt, coated from solution, or bonded as a film in a lamination process.
The adhesive material 26 fills the volume around the bumps 24 and protects the bumps 24 during handling prior to assembly. As shown in Fig. 1 A, the adhesive material 20 has a thickness which is less than the heights of the bumps 24. As a result, the exposed surface of the adhesive 26 has a plurality of adhesive protuberances 28 that correspond to the bumps 24. The protuberances 28 cover the bumps 24 and project outward from a substantially flat primary adhesive surface 30 that is located between the bumps 24. If the adhesive is applied as a liquid, the liquid is preferably b-stage cured or dried to form an adhesive film. To ensure a better electrical connection with a substrate, it is preferred to at least partially remove the adhesive protuberances 28 that cover the bumps 24. As shown in Fig. IB, an abrasion process is employed to remove the adhesive material located on top of the bumps 24 exposing the conductive bumps 24 for better electrical connection with a packaging substrate. In the abrasion process, an abrasive material 32 such as sandpaper, micro abrasive, abrasive pads available from 3M Company, St. Paul, MN under the trade designation Scotch Bright, a cloth, a scraping blade or a coating knife is brought in contact with the adhesive protuberances 28 that cover the bumps 24 such that the bumps 24 are exposed for electrical conduction. Because the protuberances project above the average adhesive height on the chip 20, such protuberances become pressure focal points that receive the most abrasion or cutting. Fig. IC shows the chip 20 after the bumps have been exposed via abrasion. Once the bumps have been exposed, a film, tape or other type of protective cover may be applied to the chip 20 to protect the adhesive 26 and the exposed bumps 24.
A variety of techniques can be used to expose the conductive bumps 24. If the adhesive is coated as a liquid, a scraper or knife edge can be used to remove adhesive from the bumps during the coating process. For example, the knife could be used to spread the adhesive and simultaneously remove portions of the adhesive from over the bumps 24. Alternatively, the bumps 24 could be exposed via abrasion after the liquid adhesive has hardened. Furthermore, the adhesive could be applied as a film with portions of the film being removed by an abrasion process. As shown in Fig. IC, each bump 24 extends completely across the adhesive layer 26. In this manner, the height of each abraded bump 24 is roughly equal to or higher than the thickness of at least portions of the adhesive layer 26. Additionally, the exposed regions 36 of the bumps 24 are slightly raised with respect to the primary adhesive surface 30. Figs. 2 A and 2B illustrate a method for electrically connecting the prepared chip 20 to a circuit substrate 34 such as a packaging circuit. To connect the chip 20 to the circuit substrate 34, exposed regions 36 of the bumps 24 are aligned with circuit pads 38 of the circuit substrate 34. Next, the chip 20 is pressed against the circuit substrate 34 with sufficient force to generate electrical contact between the bumps 24 and the circuit pads 38, and to cause the adhesive 26 to wet and fill around the bumps 24 and circuit substrate 34.
It is preferred for the bumps 24 to deform during the bonding process. By deforming the bumps 24, standoff between the chip 20 and the substrate 34 is reduced and the adhesive 26 is caused to fully wet and encapsulate the substrate circuit topography expelling entrapped air. The adhesive 26 may be cured during the bonding process or in a separate bake cure at a later time. Once cured, the adhesive 26 provides the mechanical bond between the IC chip 20 and substrate 34, redistributes the stresses at the solder joints and encapsulates the bumps 24 protecting them from the environment. In an experimental example that illustrates the above-described aspects of the present invention, an IC chip manufactured by Flipchip Technology was utilized. Solder bumps having 4 mil diameters were located on the perimeter of the chip. An adhesive manufactured by DuPont, with a trade name of Pyralux LF, was used to overcoat the bumps. Specifically, a 3 mil thick layer of adhesive was placed on the bumped chip surface by pressing the adhesive to the chip that was heated to 100°C on a hot plate. Fig. 3 A is a micrograph of the chip after having been coated with adhesive. The 4 mil tall bumps were higher than the thickness of the adhesive, so there was substantial protrusion of these bumps above the primary adhesive surface on the chip surface. An Imperial Lapping Film micro abrasive manufactured by 3M Corporation was used to remove the adhesive from the tops of the bumps so as to expose the bumps. Fig. 3B is a micrograph the chip after the bumps have been exposed via abrasion. Inspections of the abraded parts found no evidence of abraded conductive material on the processed parts. The abraded adhesive and bump materials were apparently carried away by the abrasive film.
Figs. 4A-4C illustrate another process, in accordance with the principles of the present invention, for preparing an IC chip for connection to a circuit substrate. It will be appreciated that the process of Figs. 4A-4C has aspects that are similar to the process of Figs. 3A-3C. For example, Fig. 4A shows an IC chip 120 including a plurality of conductive bumps 124 deposited on a passivation surface 122 of the chip 120. The bumped side of the chip 120 is covered with a layer of adhesive material 126 having a thickness equal to or greater than the heights of the bumps 124. The adhesive material 126 covers the bumps 124 and has an exposed primary surface 130 that is substantially parallel to the passivation surface 122.
As shown in Fig. 4B, a cutting or abrasion process is employed to remove the adhesive material on top of the bumps 124 exposing the conductive bumps 124 for better electrical connection with a packaging substrate. In the abrasion process, an abrasive material 132 is used to burnish the entire primary surface 130 of the adhesive 126 such that the bumps 124 are exposed for electrical conduction. Fig. 4C shows the chip 120 after the bumps have been exposed via abrasion. Once the bumps have been exposed, a film, tape or other type of protective cover may be applied to the chip 120 to protect the adhesive 126 and the exposed bumps 124. As shown in Fig. 4C, each bump 124 extends completely across the thickness of the adhesive layer 126. In this manner, the height of each abraded bump 124 is roughly equal to the thickness of at least portions of the adhesive layer 126. Additionally, the exposed regions 36 of the bumps 24 are substantially flush with respect to the primary adhesive surface 30. It will be appreciated that the chip 120 can be connected to a circuit substrate in substantially the same manner previously described with respect to Figs. 2 A and 2B. Fig. 5 A is a micrograph of an exemplary chip having bumps which have been coated with adhesive in the same manner the chip 120 of Fig. 4A. Additionally, Fig. 5B is a micrograph of the chip of Fig. 5 A after portions of the adhesive have been abraded to expose the conductive bumps.
With respect to the above-described embodiments, if the adhesive coating has low flow characteristics during bonding, non-polished bumps may not be able to push through the adhesive to make contact with the bonding pads. Fig. 6A shows a cross- sectional image of a non-abraded chip bonded to a FR4 board using Pyralux, a no- flow adhesive manufactured by DuPont. The cross-sectional photo shows that the bumps are not in contact with the substrate because the adhesive is thick and covering the bumps. Fig. 6B shows a cross-sectional image of a polished/abraded chip bonded to a FR4 board using Pyralux. In contrast to the chip of Fig. 6 A, the cross-section photo of Fig. 6B shows that the bumps are in contact with the substrate because the polishing process was used to remove the extra adhesive from the bump tops.
If the adhesive coating flows significantly, the bumps will push through the adhesive somewhat during bonding. However, the adhesive 126 can get trapped under the bump, thereby preventing good metallurgical bond formation. Consequently, even when high flow adhesives are utilized, it is still typically preferred to abrade the adhesives.
Figs. 7A-7B show another aspect of the present invention which relates to a method for making a z-axis conductive tape. The method includes the step of providing an array of conductive particles 210. An exemplary size distribution for the particles is from 20-75 micrometers. The method also includes the step of coating the particles 210 with a layer of adhesive 214 as shown in Fig. 7A. The adhesive 214 can be applied to the particles 210 by a variety of techniques. For example, the adhesive can be coated as a hot melt, coated from solution, pressed as a film upon the particles 210, or bonded as a film in a lamination process. Additionally, the particles can be mixed within an adhesive suspension which is spread to form a layer or film of adhesive having a plurality of coated particles contained therein.
The adhesive 214 has a primary thickness t that is less than the size of the particles 210. As a result, the adhesive 214 has a top surface 216 having a plurality of humps or top protuberances 218 that correspond to the particles 210. The adhesive 214 also includes a bottom surface 217 having a plurality of bottom humps or protuberances 219 that correspond to the particles 210. Of course, in alternative embodiments of the present invention, the adhesive may have a primary thickness equal to or greater than the size of the particles. In such an embodiment, the adhesive would preferably define substantially flat top and bottom surfaces.
After the adhesive 214 has been applied to the particles 210, at least portions of the top protuberances 218 are removed such that top contact regions 220 of the particles 210 are exposed. Similarly, at least portions of the bottom protuberances 219 are removed such that bottom contact regions 224 of the particles 210 are exposed. The particles 210 can be exposed by techniques such as burnishing or polishing the top and bottom surfaces 216 and 217 of the adhesive 214 with an abrasive material.
In certain embodiments of the present invention, the particles 210 can initially be supported on a release liner (not shown) while adhesive is applied to the particles 210. In such an embodiment, after the particles 210 have been covered with the adhesive 214 and the top contact regions 220 have been exposed by techniques such as abrasion, the liner is removed from the back or bottom side 217 of the adhesive 214 allowing the bottom side 217 of the adhesive to be processed.
Fig. 7B shows the adhesive 214 after the top and bottom contact regions 220 and 224 have been exposed. The product depicted in Fig. 7B comprises a strip of conductive tape 226 suitable for providing z-axis electrical connections. The particles 210 of the tape 226 have sizes substantially equal to or greater than the thickness of the adhesive 214. As a result, each particle 210 extends completely across the thickness of the adhesive 214. A protective film or cover can be used to protect the exposed top and bottom contact regions 220 and 224 until the tape 226 is actually used to provide an electrical connection. Figs. 8 A and 8B show a method of providing a z-axis connection between first and second electrical components 228 and 230 using the conductive tape 226. As shown in Fig. 8 A, the conductive tape 226 is positioned between conducting pads 232 of the electrical components 228 and 230. Next, as shown in Fig. 8B, the tape 226 is pressed between the electrical components 228 and 230 with sufficient force to generate electrical contact between the particles 210 and the circuit pads 232. While the tape 226 is pressed, the tape 226 is also heated such that the adhesive 214 wets and fills around the particles 210, and forms a bond between the electrical components 228 and 230. The adhesive can be cured during the bonding process or in a separate bake cure at a later time.
Figs. 9A-9D illustrate an exemplary method for manufacturing integrated circuit chips in accordance with the principles of the present invention. Fig. 9A shows a wafer 320 having a passivation surface 322 on which a plurality of conductive bumps 324 are disposed. An adhesive film 326 with a protective backing 328 is located adjacent to the passivation surface 322.
Fig. 9B shows the adhesive film 326 being pressed against the passivation surface 322 of the wafer 320. As the adhesive film 326 is pressed against the wafer 320, the adhesive 326 covers the bumps 324 and deforms to fill the voids around the bumps 324. Also, the adhesive film 326 bonds with the passivation surface 322 of the wafer 320.
Next, as shown in Fig. 9C, the wafer 320, which has been pre-coated with adhesive, is diced or divided into discrete integrated circuits 330. Finally, as shown in Fig. 9D, the backing layer 328 is removed from the integrated circuits 330 such that the adhesive layer 326 is exposed. With the backing 328 removed, the integrated circuits are ready for connection to a substrate.
It will be appreciated that other techniques could also be used to apply adhesive to the wafer. For example, the adhesive can be coated as a hot melt or coated from solution. Additionally, the above-described method can also include the step of removing portions of the adhesive from the bumps to generate exposed contact areas as previously disclosed in the detailed description. With regard to the foregoing description, it is to be understood that changes may be made in detail, especially in matters of the construction materials employed and the shape, size, and arrangement of the parts without departing from the scope of the present invention. It is intended that the specification and depicted embodiment be considered exemplary only, with a true scope and spirit of the invention being indicated by the broad meaning of the following claims.

Claims

We claim:
1. A method for connecting an integrated circuit chip to a circuit substrate, the integrated circuit chip including a bumped side having a plurality of conductive bumps, the method comprising the steps of: applying adhesive directly to the bumped side of integrated circuit chip; removing portions of the adhesive to expose contact regions of the conductive bumps; and pressing the bumped side of the integrated circuit chip against the circuit substrate such that the bumps provide an electrical connection between the integrated circuit chip and the circuit substrate, and the adhesive forms a bond between the integrated circuit chip and the circuit substrate.
2. The method of claim 1 , wherein the adhesive is applied to the integrated circuit chip by a technique selected from the group of coating the adhesive as a hot melt, coating the adhesive from solution, bonding the adhesive as a film in a lamination process, and pressing the adhesive as a film onto the bumped side of the integrated circuit chip.
3. A method for manufacturing integrated circuit chips comprising the steps of: providing a wafer including a bumped side having a plurality of conductive bumps; applying adhesive to the bumped side of the wafer; and dicing the wafer on which the adhesive has been applied into individual integrated circuit chips.
4. The method of claim 3, wherein the adhesive is applied to the wafer by a technique selected from the group of coating the adhesive as a hot melt, coating the adhesive from solution, bonding the adhesive as a film in a lamination process, and pressing the adhesive as a film onto the bumped side of the wafer.
5. The method of claim 3, wherein when the adhesive is applied to the bumped side of the wafer, the conductive bumps are overcoated with adhesive.
6. The method of claim 5, wherein prior to dicing the wafer, overcoat portions of the adhesive are removed to expose contact regions of the conductive bumps.
7. The method of claim 6, wherein after removing the overcoat portions of the adhesive, the exposed contact regions of the conductive bumps are substantially flush with a primary exposed surface of the adhesive.
8. The method of claim 6, wherein after the overcoat portions of adhesive are removed, and prior to dicing the wafer, a protective cover is placed over the adhesive and exposed contact regions.
9. An integrated circuit chip comprising: a bumped side having a passivation surface on which a plurality of conductive bumps are disposed; and a layer of adhesive that covers the bumped side of the circuit substrate, the adhesive having an primary surface that is substantially parallel to the passivation surface, and the conductive bumps having exposed contact regions that are not covered by the adhesive.
10. The integrated circuit chip of claim 9, wherein the conductive bumps have heights approximately equal to or greater than a thickness of the adhesive.
11. The integrated circuit chip of claim 9, wherein the exposed contact regions of the conductive bumps are substantially flush with the primary surface of the adhesive.
12. The integrated circuit chip of claim 9, wherein portions of the conductive bumps project outward from the primary surface of the adhesive such that a stand off exists between the exposed contact regions of the conductive bumps and the primary surface of the adhesive.
13. A conductive tape comprising: an adhesive layer having a top surface and a bottom surface; and a plurality of conductive particles disposed within the adhesive layer, at least one of the particles having an exposed top contact region at the top surface of the adhesive layer, and an exposed bottom contact region at the bottom surface of the adhesive layer.
14. The conductive tape of claim 13, wherein the top contact region of the at least one particle is substantially flush with the top surface of the adhesive layer.
15. The conductive tape of claim 14, wherein the bottom contact region of the at least one particle is substantially flush with the bottom surface of the adhesive layer.
16. A method for providing an electrical connection between first and second electrical components comprising: providing a conductive tape having an adhesive layer including a top surface opposite a bottom surface and a plurality of conductive particles disposed within the adhesive layer, extending across a thickness of the adhesive layer, and including an exposed top contact region located at the top surface of the adhesive layer and an exposed bottom contact region located at the bottom surface of the adhesive layer; and pressing the conductive tape between the first and second electrical components.
17. The method of claim 16, further comprising the step of heating the conductive tape either while the conductive tape is pressed between the first and second electrical components or after the conductive tape is pressed between the first and second electrical components.
18. A method for making a conductive tape comprising the steps of: providing an adhesive layer containing conductive particles; and removing portions of the adhesive that overcoat the conductive particles such that exposed contact regions of the conductive particles are generated.
19. The method of claim 18, wherein the portions of adhesive that overcoat the conductive particles are removed by abrasion.
20. The method of claim 18, wherein prior to the removing step, the conductive particles are larger than a thickness of the adhesive.
PCT/US1998/009107 1997-12-08 1998-05-04 Method and apparatuses for making z-axis electrical connections WO1999030362A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP98922101A EP1038313A1 (en) 1997-12-08 1998-05-04 Method and apparatuses for making z-axis electrical connections
AU74720/98A AU7472098A (en) 1997-12-08 1998-05-04 Method and apparatuses for making z-axis electrical connections
JP2000524819A JP2001526464A (en) 1997-12-08 1998-05-04 Method and apparatus for making Z-axis electrical connection
KR1020007006121A KR100559914B1 (en) 1997-12-08 1998-05-04 Method and apparatuses for making z-axis electrical connections

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/986,661 US6260264B1 (en) 1997-12-08 1997-12-08 Methods for making z-axis electrical connections
US08/986,661 1997-12-08

Publications (1)

Publication Number Publication Date
WO1999030362A1 true WO1999030362A1 (en) 1999-06-17

Family

ID=25532637

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1998/009107 WO1999030362A1 (en) 1997-12-08 1998-05-04 Method and apparatuses for making z-axis electrical connections

Country Status (6)

Country Link
US (2) US6260264B1 (en)
EP (1) EP1038313A1 (en)
JP (1) JP2001526464A (en)
KR (1) KR100559914B1 (en)
AU (1) AU7472098A (en)
WO (1) WO1999030362A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2803435A1 (en) * 1999-12-30 2001-07-06 Schlumberger Systems & Service Method for flip-chip mounting of integrated circuits on electrical connection circuits, for use in production of contactless chip cards
WO2002033750A1 (en) * 2000-10-17 2002-04-25 3M Innovative Properties Company Solvent assisted burnishing of pre-underfilled solder-bumped wafers for flipchip bonding
WO2003003445A1 (en) * 2001-06-29 2003-01-09 Fujitsu Limited Sheet for underfill, method for underfilling semiconductor chip, and method for mounting semiconductor chip
DE10145826C1 (en) * 2001-09-13 2003-01-23 Siemens Ag Method, for connecting component to substrate, involves applying underfill material by immersing at least part of component into tank of underfill material before placing component onto substrate
US7170185B1 (en) 1997-12-08 2007-01-30 3M Innovative Properties Company Solvent assisted burnishing of pre-underfilled solder bumped wafers for flipchip bonding
CN113299561A (en) * 2021-05-21 2021-08-24 浙江集迈科微电子有限公司 Preparation method of cavity bottom glue overflow prevention structure

Families Citing this family (107)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6543129B2 (en) * 1995-11-03 2003-04-08 Teka Interconnections Systems, Inc. Solder-bearing contacts and method of manufacture thereof and use in a solder ball grid array connector
US6110760A (en) * 1998-02-12 2000-08-29 Micron Technology, Inc. Methods of forming electrically conductive interconnections and electrically interconnected substrates
JP4239310B2 (en) * 1998-09-01 2009-03-18 ソニー株式会社 Manufacturing method of semiconductor device
US6063646A (en) * 1998-10-06 2000-05-16 Japan Rec Co., Ltd. Method for production of semiconductor package
JP2000311921A (en) * 1999-04-27 2000-11-07 Sony Corp Semiconductor device and manufacture thereof
KR100298829B1 (en) 1999-07-21 2001-11-01 윤종용 Structure and Method of Solder Joint for Chip Size Package
US6492738B2 (en) 1999-09-02 2002-12-10 Micron Technology, Inc. Apparatus and methods of testing and assembling bumped devices using an anisotropically conductive layer
US6952078B1 (en) 1999-12-17 2005-10-04 Osram Opto Semiconductord Gmbh Encapsulation for organic LED device
ATE241253T1 (en) 1999-12-17 2003-06-15 Osram Opto Semiconductors Gmbh ENCAPSULATION FOR ORGANIC LEDS
US7394153B2 (en) * 1999-12-17 2008-07-01 Osram Opto Semiconductors Gmbh Encapsulation of electronic devices
US6710454B1 (en) * 2000-02-16 2004-03-23 Micron Technology, Inc. Adhesive layer for an electronic apparatus having multiple semiconductor devices
TW569424B (en) * 2000-03-17 2004-01-01 Matsushita Electric Ind Co Ltd Module with embedded electric elements and the manufacturing method thereof
US7054161B1 (en) * 2000-04-19 2006-05-30 James Stephen L Slotted adhesive for die-attach in BOC and LOC packages
US20020151164A1 (en) * 2001-04-12 2002-10-17 Jiang Hunt Hang Structure and method for depositing solder bumps on a wafer
EP1393368A2 (en) * 2001-05-17 2004-03-03 Koninklijke Philips Electronics N.V. Product comprising a substrate and a chip attached to the substrate
JP2002353369A (en) * 2001-05-28 2002-12-06 Sharp Corp Semiconductor package and its manufacturing method
TW502422B (en) * 2001-06-07 2002-09-11 Ultra Tera Corp Method for encapsulating thin flip-chip-type semiconductor device
US6691407B2 (en) * 2001-12-13 2004-02-17 Intel Corporation Methods for retaining assembled components
US20030132513A1 (en) * 2002-01-11 2003-07-17 Motorola, Inc. Semiconductor package device and method
US6802446B2 (en) * 2002-02-01 2004-10-12 Delphi Technologies, Inc. Conductive adhesive material with metallurgically-bonded conductive particles
US6854633B1 (en) 2002-02-05 2005-02-15 Micron Technology, Inc. System with polymer masking flux for fabricating external contacts on semiconductor components
US6933221B1 (en) 2002-06-24 2005-08-23 Micron Technology, Inc. Method for underfilling semiconductor components using no flow underfill
US7358618B2 (en) * 2002-07-15 2008-04-15 Rohm Co., Ltd. Semiconductor device and manufacturing method thereof
US6969914B2 (en) * 2002-08-29 2005-11-29 Micron Technology, Inc. Electronic device package
US20050161814A1 (en) * 2002-12-27 2005-07-28 Fujitsu Limited Method for forming bumps, semiconductor device and method for manufacturing same, substrate processing apparatus, and semiconductor manufacturing apparatus
JP4529388B2 (en) * 2003-07-18 2010-08-25 カシオ計算機株式会社 Manufacturing method of semiconductor device
US20050129977A1 (en) * 2003-12-12 2005-06-16 General Electric Company Method and apparatus for forming patterned coated films
JP4130668B2 (en) * 2004-08-05 2008-08-06 富士通株式会社 Substrate processing method
JP2006128567A (en) * 2004-11-01 2006-05-18 Three M Innovative Properties Co Method of connecting semiconductor package to printed wiring board
WO2006052616A1 (en) 2004-11-03 2006-05-18 Tessera, Inc. Stacked packaging improvements
US7518384B2 (en) * 2005-01-31 2009-04-14 Agilent Technologies, Inc. Method and apparatus for manufacturing and probing test probe access structures on vias
JP4123251B2 (en) * 2005-07-07 2008-07-23 セイコーエプソン株式会社 Semiconductor device manufacturing substrate and semiconductor device manufacturing method
US8058101B2 (en) 2005-12-23 2011-11-15 Tessera, Inc. Microelectronic packages and methods therefor
US9111950B2 (en) * 2006-09-28 2015-08-18 Philips Lumileds Lighting Company, Llc Process for preparing a semiconductor structure for mounting
US20080164300A1 (en) * 2007-01-08 2008-07-10 Endicott Interconnect Technologies, Inc. Method of making circuitized substrate with solder balls having roughened surfaces, method of making electrical assembly including said circuitized substrate, and method of making multiple circuitized substrate assembly
CN101960932B (en) * 2008-02-29 2013-02-13 住友电木株式会社 Solder connecting method, electronic device and method for manufacturing same
US20090241329A1 (en) * 2008-03-28 2009-10-01 Utac Thai Limited Side rail remover
JP5064288B2 (en) * 2008-04-15 2012-10-31 新光電気工業株式会社 Manufacturing method of semiconductor device
JP5788130B2 (en) * 2008-12-26 2015-09-30 日本発條株式会社 Conductive resin film and method for producing the same
US8507804B2 (en) * 2010-02-22 2013-08-13 Tyco Electronics Corporation Electrical connector with solder columns
US9159708B2 (en) 2010-07-19 2015-10-13 Tessera, Inc. Stackable molded microelectronic packages with area array unit connectors
US8482111B2 (en) 2010-07-19 2013-07-09 Tessera, Inc. Stackable molded microelectronic packages
US8642461B2 (en) * 2010-08-09 2014-02-04 Maxim Integrated Products, Inc. Side wettable plating for semiconductor chip package
KR101075241B1 (en) 2010-11-15 2011-11-01 테세라, 인코포레이티드 Microelectronic package with terminals on dielectric mass
US20120146206A1 (en) 2010-12-13 2012-06-14 Tessera Research Llc Pin attachment
KR101997293B1 (en) 2011-02-01 2019-07-05 헨켈 아이피 앤드 홀딩 게엠베하 Pre-cut wafer applied underfill film on dicing tape
WO2012106191A2 (en) 2011-02-01 2012-08-09 Henkel Corporation Pre- cut wafer applied underfill film
US8618659B2 (en) 2011-05-03 2013-12-31 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
KR101128063B1 (en) 2011-05-03 2012-04-23 테세라, 인코포레이티드 Package-on-package assembly with wire bonds to encapsulation surface
US8836136B2 (en) 2011-10-17 2014-09-16 Invensas Corporation Package-on-package assembly with wire bond vias
JP2012044214A (en) * 2011-10-28 2012-03-01 Sony Chemical & Information Device Corp Connection device and manufacturing method of connection structure
JP2013106032A (en) * 2011-11-14 2013-05-30 Sda Co Ltd Clearance filling pcb and method of manufacturing the same
US9978656B2 (en) * 2011-11-22 2018-05-22 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms for forming fine-pitch copper bump structures
US8946757B2 (en) 2012-02-17 2015-02-03 Invensas Corporation Heat spreading substrate with embedded interconnects
US8372741B1 (en) 2012-02-24 2013-02-12 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US9349706B2 (en) 2012-02-24 2016-05-24 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
JP6021386B2 (en) * 2012-03-30 2016-11-09 オリンパス株式会社 Wiring substrate manufacturing method and semiconductor device manufacturing method
US9202714B2 (en) * 2012-04-24 2015-12-01 Micron Technology, Inc. Methods for forming semiconductor device packages
US8835228B2 (en) 2012-05-22 2014-09-16 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US9391008B2 (en) 2012-07-31 2016-07-12 Invensas Corporation Reconstituted wafer-level package DRAM
US9502390B2 (en) 2012-08-03 2016-11-22 Invensas Corporation BVA interposer
KR20140036533A (en) * 2012-09-17 2014-03-26 삼성전기주식회사 Printed circuit board and method of manufacturing the same
US8975738B2 (en) 2012-11-12 2015-03-10 Invensas Corporation Structure for microelectronic packaging with terminals on dielectric mass
US8878353B2 (en) 2012-12-20 2014-11-04 Invensas Corporation Structure for microelectronic packaging with bond elements to encapsulation surface
US9136254B2 (en) 2013-02-01 2015-09-15 Invensas Corporation Microelectronic package having wire bond vias and stiffening layer
US9034696B2 (en) 2013-07-15 2015-05-19 Invensas Corporation Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation
US9023691B2 (en) 2013-07-15 2015-05-05 Invensas Corporation Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation
US8883563B1 (en) 2013-07-15 2014-11-11 Invensas Corporation Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation
US9167710B2 (en) 2013-08-07 2015-10-20 Invensas Corporation Embedded packaging with preformed vias
US9685365B2 (en) 2013-08-08 2017-06-20 Invensas Corporation Method of forming a wire bond having a free end
US20150076714A1 (en) 2013-09-16 2015-03-19 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
US9082753B2 (en) 2013-11-12 2015-07-14 Invensas Corporation Severing bond wire by kinking and twisting
US9087815B2 (en) 2013-11-12 2015-07-21 Invensas Corporation Off substrate kinking of bond wire
US9379074B2 (en) 2013-11-22 2016-06-28 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US9583456B2 (en) 2013-11-22 2017-02-28 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9263394B2 (en) 2013-11-22 2016-02-16 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US20150200336A1 (en) * 2014-01-10 2015-07-16 Cree, Inc. Wafer level contact pad standoffs with integrated reflector
US9583411B2 (en) 2014-01-17 2017-02-28 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US10018211B2 (en) * 2014-02-11 2018-07-10 GM Global Technology Operations LLC Bond standoffs for sliding positioning of components in an assembly
US9214454B2 (en) 2014-03-31 2015-12-15 Invensas Corporation Batch process fabrication of package-on-package microelectronic assemblies
US10381326B2 (en) 2014-05-28 2019-08-13 Invensas Corporation Structure and method for integrated circuits packaging with increased density
US9646917B2 (en) 2014-05-29 2017-05-09 Invensas Corporation Low CTE component with wire bond interconnects
US9412714B2 (en) 2014-05-30 2016-08-09 Invensas Corporation Wire bond support structure and microelectronic package including wire bonds therefrom
KR102174336B1 (en) * 2014-07-08 2020-11-04 삼성전자주식회사 Semiconductor package and method of manufacturing the same
KR102275705B1 (en) 2014-07-11 2021-07-09 삼성전자주식회사 Wafer-to-wafer bonding structure
US20170216947A1 (en) * 2014-07-28 2017-08-03 Xin Yang Systems and methods for reinforced adhesive bonding
US9735084B2 (en) 2014-12-11 2017-08-15 Invensas Corporation Bond via array for thermal conductivity
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
JP2016184612A (en) * 2015-03-25 2016-10-20 富士通株式会社 Method for mounting semiconductor device
US9502372B1 (en) 2015-04-30 2016-11-22 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US9761554B2 (en) 2015-05-07 2017-09-12 Invensas Corporation Ball bonding metal wire bond wires to metal pads
US9490222B1 (en) 2015-10-12 2016-11-08 Invensas Corporation Wire bond wires for interference shielding
US10490528B2 (en) 2015-10-12 2019-11-26 Invensas Corporation Embedded wire bond wires
KR102458034B1 (en) 2015-10-16 2022-10-25 삼성전자주식회사 Semiconductor package, Method of fabricating the Semiconductor package, And Semiconductor module
US10332854B2 (en) 2015-10-23 2019-06-25 Invensas Corporation Anchoring structure of fine pitch bva
US10181457B2 (en) 2015-10-26 2019-01-15 Invensas Corporation Microelectronic package for wafer-level chip scale packaging with fan-out
US9911718B2 (en) 2015-11-17 2018-03-06 Invensas Corporation ‘RDL-First’ packaged microelectronic device for a package-on-package device
US9659848B1 (en) 2015-11-18 2017-05-23 Invensas Corporation Stiffened wires for offset BVA
JP2017103362A (en) * 2015-12-02 2017-06-08 リンテック株式会社 Semiconductor device manufacturing method
US9984992B2 (en) 2015-12-30 2018-05-29 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
EP3441855A4 (en) * 2016-04-04 2019-10-23 Alps Alpine Co., Ltd. Capacitive sensor
US9935075B2 (en) 2016-07-29 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US10299368B2 (en) 2016-12-21 2019-05-21 Invensas Corporation Surface integrated waveguides and circuit structures therefor
KR101996149B1 (en) * 2017-12-05 2019-07-03 윤주영 Cable protection cover and manufacturing method for cable protection cover
WO2020110619A1 (en) 2018-11-27 2020-06-04 リンテック株式会社 Semiconductor device manufacturing method
US11404600B2 (en) 2019-06-11 2022-08-02 Meta Platforms Technologies, Llc Display device and its process for curing post-applied underfill material and bonding packaging contacts via pulsed lasers
US11374148B2 (en) 2019-06-11 2022-06-28 Facebook Technologies, Llc Dielectric-dielectric and metallization bonding via plasma activation and laser-induced heating

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0332402A2 (en) * 1988-03-07 1989-09-13 Sharp Kabushiki Kaisha Connection construction and method of manufacturing the same
DE4008624A1 (en) * 1989-04-05 1990-10-11 Bosch Gmbh Robert Mfg. hybrid semiconductor structure - depositing insulating, photo-hardenable adhesive film of surface(s) of support plate substrate
EP0560072A2 (en) * 1992-03-13 1993-09-15 Nitto Denko Corporation Anisotropic electrically conductive adhesive film and connection structure using the same
US5543585A (en) * 1994-02-02 1996-08-06 International Business Machines Corporation Direct chip attachment (DCA) with electrically conductive adhesives

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4430365A (en) 1982-07-22 1984-02-07 International Business Machines Corporation Method for forming conductive lines and vias
US4577798A (en) * 1983-11-21 1986-03-25 Rockwell International Corporation Method of fabricating expanded sandwich panels having an enclosed core
JPS6130059A (en) * 1984-07-20 1986-02-12 Nec Corp Manufacture of semiconductor device
JPH01164041A (en) * 1987-12-21 1989-06-28 Oki Electric Ind Co Ltd Ic element having bump structure and its manufacture
JPH07101691B2 (en) * 1988-07-12 1995-11-01 シャープ株式会社 Method of forming electrodes
JPH0267731A (en) * 1988-09-02 1990-03-07 Toshiba Corp Solder bump type semiconductor device and manufacture thereof
US5128746A (en) 1990-09-27 1992-07-07 Motorola, Inc. Adhesive and encapsulant material with fluxing properties
JPH04304640A (en) * 1991-04-01 1992-10-28 Matsushita Electron Corp Semiconductor device and manufacture thereof
WO1992018600A1 (en) 1991-04-10 1992-10-29 Minnesota Mining And Manufacturing Company Low voc cleaning compositions and methods
US5155325A (en) * 1991-08-06 1992-10-13 Amp Incorporated Method of bonding by laser driven explosive cladding
JPH07130749A (en) * 1993-10-28 1995-05-19 Sony Corp Apparatus and method for jointing of lead of electronic component
US5497938A (en) * 1994-09-01 1996-03-12 Intel Corporation Tape with solder forms and methods for transferring solder to chip assemblies
US5607099A (en) * 1995-04-24 1997-03-04 Delco Electronics Corporation Solder bump transfer device for flip chip integrated circuit devices
US5956605A (en) * 1996-09-20 1999-09-21 Micron Technology, Inc. Use of nitrides for flip-chip encapsulation
US6260264B1 (en) 1997-12-08 2001-07-17 3M Innovative Properties Company Methods for making z-axis electrical connections
SG82001A1 (en) 1998-07-02 2001-07-24 Nat Starch Chem Invest Method of making an electronic component using reworkable underfill encapsulants

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0332402A2 (en) * 1988-03-07 1989-09-13 Sharp Kabushiki Kaisha Connection construction and method of manufacturing the same
DE4008624A1 (en) * 1989-04-05 1990-10-11 Bosch Gmbh Robert Mfg. hybrid semiconductor structure - depositing insulating, photo-hardenable adhesive film of surface(s) of support plate substrate
EP0560072A2 (en) * 1992-03-13 1993-09-15 Nitto Denko Corporation Anisotropic electrically conductive adhesive film and connection structure using the same
US5543585A (en) * 1994-02-02 1996-08-06 International Business Machines Corporation Direct chip attachment (DCA) with electrically conductive adhesives

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"DIRECT CHIP BOMDING USING TRANSFERRED CONDUCTIVE ADHESIVE FILM", IBM TECHNICAL DISCLOSURE BULLETIN, vol. 32, no. 10B, 1 March 1990 (1990-03-01), pages 474/475, XP000097963 *
GILLEO K: "DIRECT CHIP INTERCONNECT USING POLYMER BONDING", PROCEEDINGS OF THE ELECTRONIC COMPONENTS CONFERENCE, HOUSTON, MAY 22 - 24, 1989, no. CONF. 39, 22 May 1989 (1989-05-22), INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, pages 37 - 44, XP000123782 *

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7170185B1 (en) 1997-12-08 2007-01-30 3M Innovative Properties Company Solvent assisted burnishing of pre-underfilled solder bumped wafers for flipchip bonding
FR2803435A1 (en) * 1999-12-30 2001-07-06 Schlumberger Systems & Service Method for flip-chip mounting of integrated circuits on electrical connection circuits, for use in production of contactless chip cards
WO2002033750A1 (en) * 2000-10-17 2002-04-25 3M Innovative Properties Company Solvent assisted burnishing of pre-underfilled solder-bumped wafers for flipchip bonding
KR100801945B1 (en) * 2000-10-17 2008-02-12 쓰리엠 이노베이티브 프로퍼티즈 캄파니 Solvent assisted burnishing of pre-underfilled solder-bumped wafers for flipchip bonding
WO2003003445A1 (en) * 2001-06-29 2003-01-09 Fujitsu Limited Sheet for underfill, method for underfilling semiconductor chip, and method for mounting semiconductor chip
JP4778667B2 (en) * 2001-06-29 2011-09-21 富士通株式会社 Sheet material for underfill, semiconductor chip underfill method, and semiconductor chip mounting method
DE10145826C1 (en) * 2001-09-13 2003-01-23 Siemens Ag Method, for connecting component to substrate, involves applying underfill material by immersing at least part of component into tank of underfill material before placing component onto substrate
CN113299561A (en) * 2021-05-21 2021-08-24 浙江集迈科微电子有限公司 Preparation method of cavity bottom glue overflow prevention structure
CN113299561B (en) * 2021-05-21 2023-06-27 浙江集迈科微电子有限公司 Preparation method of cavity bottom glue overflow preventing structure

Also Published As

Publication number Publication date
US7170185B1 (en) 2007-01-30
KR100559914B1 (en) 2006-03-13
EP1038313A1 (en) 2000-09-27
KR20010032804A (en) 2001-04-25
JP2001526464A (en) 2001-12-18
AU7472098A (en) 1999-06-28
US6260264B1 (en) 2001-07-17

Similar Documents

Publication Publication Date Title
US6260264B1 (en) Methods for making z-axis electrical connections
US7736950B2 (en) Flip chip interconnection
US6100597A (en) Semiconductor device and method for manufacturing the same
US20070102827A1 (en) Solvent Assisted Burnishing of Pre-Underfilled Solder-Bumped Wafers for Flipchip Bonding
US6610559B2 (en) Integrated void-free process for assembling a solder bumped chip
JP5090610B2 (en) Solvent burnishing of pre-underfilled solder bump wafers for flip chip bonding
JP3507349B2 (en) Method for manufacturing semiconductor integrated circuit device containing elastic polymer
US6373142B1 (en) Method of adding filler into a non-filled underfill system by using a highly filled fillet
CN102148179B (en) Using method of bonding film
JP4809761B2 (en) Method for attaching area array device to electric substrate and patterned underfill film
US6861285B2 (en) Flip chip underfill process
JP2004072116A (en) Polymer-buried solder bump used for reliable plastic package attachment
JP3326382B2 (en) Method for manufacturing semiconductor device
EP0875935A2 (en) Semiconductor device having a projecting electrode
EP1134804A2 (en) Thermally enhanced semiconductor carrier
JP2000188308A (en) Underfill treating method for flip chip bonding and semiconductor device
US20110233762A1 (en) Wafer level integrated interconnect decal and manufacturing method thereof
US6916684B2 (en) Wafer-applied underfill process
US6936501B1 (en) Semiconductor component and method of manufacture
JP4206631B2 (en) Thermosetting liquid sealing resin composition, method for assembling semiconductor element, and semiconductor device
WO2003044848A1 (en) Method of applying no-flow underfill
WO2001031699A1 (en) Advanced flip-chip join package
Choi et al. Laser-assisted bonding (LAB), its bonding materials, and their applications
JP3565092B2 (en) Method for manufacturing semiconductor device
JPH09213741A (en) Semiconductor device and its manufacture

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH GM GW HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1998922101

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020007006121

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: PA/a/2000/005614

Country of ref document: MX

WWP Wipo information: published in national office

Ref document number: 1998922101

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 1020007006121

Country of ref document: KR

NENP Non-entry into the national phase

Ref country code: CA

WWG Wipo information: grant in national office

Ref document number: 1020007006121

Country of ref document: KR