WO1998026356A1 - EINHEIT ZUR VERARBEITUNG VON NUMERISCHEN UND LOGISCHEN OPERATIONEN, ZUM EINSATZ IN PROZESSOREN (CPUs), MEHRRECHNERSYSTEMEN - Google Patents
EINHEIT ZUR VERARBEITUNG VON NUMERISCHEN UND LOGISCHEN OPERATIONEN, ZUM EINSATZ IN PROZESSOREN (CPUs), MEHRRECHNERSYSTEMEN Download PDFInfo
- Publication number
- WO1998026356A1 WO1998026356A1 PCT/DE1997/002949 DE9702949W WO9826356A1 WO 1998026356 A1 WO1998026356 A1 WO 1998026356A1 DE 9702949 W DE9702949 W DE 9702949W WO 9826356 A1 WO9826356 A1 WO 9826356A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- unit
- data
- pae
- bus
- ealu
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01J—CHEMICAL OR PHYSICAL PROCESSES, e.g. CATALYSIS OR COLLOID CHEMISTRY; THEIR RELEVANT APPARATUS
- B01J19/00—Chemical, physical or physico-chemical processes in general; Their relevant apparatus
- B01J19/08—Processes employing the direct application of electric or wave energy, or particle radiation; Apparatus therefor
- B01J19/087—Processes employing the direct application of electric or wave energy, or particle radiation; Apparatus therefor employing electric or magnetic energy
- B01J19/088—Processes employing the direct application of electric or wave energy, or particle radiation; Apparatus therefor employing electric or magnetic energy giving rise to electric discharges
-
- C—CHEMISTRY; METALLURGY
- C01—INORGANIC CHEMISTRY
- C01B—NON-METALLIC ELEMENTS; COMPOUNDS THEREOF; METALLOIDS OR COMPOUNDS THEREOF NOT COVERED BY SUBCLASS C01C
- C01B13/00—Oxygen; Ozone; Oxides or hydroxides in general
- C01B13/10—Preparation of ozone
- C01B13/11—Preparation of ozone by electric discharge
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3237—Power saving characterised by the action undertaken by disabling clock generation or distribution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30101—Special purpose registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/3012—Organisation of register space, e.g. banked or distributed register file
- G06F9/30134—Register stacks; shift registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
- G06F9/3893—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator
- G06F9/3895—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros
- G06F9/3897—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros with adaptable data path
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01J—CHEMICAL OR PHYSICAL PROCESSES, e.g. CATALYSIS OR COLLOID CHEMISTRY; THEIR RELEVANT APPARATUS
- B01J2219/00—Chemical, physical or physico-chemical processes in general; Their relevant apparatus
- B01J2219/08—Processes employing the direct application of electric or wave energy, or particle radiation; Apparatus therefor
- B01J2219/0803—Processes employing the direct application of electric or wave energy, or particle radiation; Apparatus therefor employing electric or magnetic energy
- B01J2219/0805—Processes employing the direct application of electric or wave energy, or particle radiation; Apparatus therefor employing electric or magnetic energy giving rise to electric discharges
- B01J2219/0845—Details relating to the type of discharge
- B01J2219/0849—Corona pulse discharge
-
- C—CHEMISTRY; METALLURGY
- C01—INORGANIC CHEMISTRY
- C01B—NON-METALLIC ELEMENTS; COMPOUNDS THEREOF; METALLOIDS OR COMPOUNDS THEREOF NOT COVERED BY SUBCLASS C01C
- C01B2201/00—Preparation of ozone by electrical discharge
- C01B2201/20—Electrodes used for obtaining electrical discharge
- C01B2201/22—Constructional details of the electrodes
-
- C—CHEMISTRY; METALLURGY
- C01—INORGANIC CHEMISTRY
- C01B—NON-METALLIC ELEMENTS; COMPOUNDS THEREOF; METALLOIDS OR COMPOUNDS THEREOF NOT COVERED BY SUBCLASS C01C
- C01B2201/00—Preparation of ozone by electrical discharge
- C01B2201/20—Electrodes used for obtaining electrical discharge
- C01B2201/24—Composition of the electrodes
-
- C—CHEMISTRY; METALLURGY
- C01—INORGANIC CHEMISTRY
- C01B—NON-METALLIC ELEMENTS; COMPOUNDS THEREOF; METALLOIDS OR COMPOUNDS THEREOF NOT COVERED BY SUBCLASS C01C
- C01B2201/00—Preparation of ozone by electrical discharge
- C01B2201/30—Dielectrics used in the electrical dischargers
- C01B2201/32—Constructional details of the dielectrics
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S422/00—Chemical apparatus and process disinfecting, deodorizing, preserving, or sterilizing
- Y10S422/907—Corona or glow discharge means
Definitions
- the published patent application DE 44 16 881 AI describes a method for processing data. In their function and networking, largely freely configurable, homogeneously arranged cells are used.
- FPGA modules freely programmable logic modules
- systolic processors Another known method is the construction of data processing devices from fixed, program-controlled arithmetic units with largely fixed networking, so-called systolic processors.
- VPUs modules according to the method described in DE 44 16 881 AI (hereinafter referred to as VPUs) are very difficult to configure due to the large number of small logic cells.
- SRAM static memory
- the number of SRAM cells to be configured is very high, which takes up a considerable amount of space and time
- FPGAs that are of interest for the described field of application mostly consist of multiplexers or look-up tables (LUT) structures.
- SRAM cells are used for implementation. Due to the large number of small SRAM cells, they are very complex to configure. Large amounts of data are required, which take a correspondingly large amount of time to configure and reconfigure. SRAM cells take up a lot of space. However, the usable area of a device is limited by the chip manufacturing technologies. Here, too, the price increases roughly square to the chip area. SRAM based technology is slower than directly integrated logic due to the access time to the SRAM. Although many FPGAs are based on bus structures, there are no broadcast options for quickly and effectively sending data to several receivers at the same time.
- FPGAs are to be reconfigured in operation, it is imperative to achieve short configuration times. On the other hand, there is the large number of configuration data that are required. FPGAs do not offer any support for a sensible reconfiguration in operation. The programmer must ensure that the process proceeds properly without interfering with data and surrounding logic. There is no intelligent logic to minimize power loss. There are no special functional units that enable feedback of the internal operating states to the logic controlling the FPGA.
- the invention comprises a cascadable arithmetic unit that can be flexibly configured in its function and networking. It does not require instruction decoding while the algorithm is running. It can be reconfigured in operation without having any influence on the surrounding arithmetic units, processing modules and data streams.
- the amount of configuration data is very small, which is beneficial in terms of space and
- the arithmetic unit is equipped with a power saving function, whereby the power consumption is switched off completely, there is also a clock divider, which enables the arithmetic unit to be operated at a lower cycle. Special mechanisms are available for feedback of the internal status to the external controls.
- the invention describes the structure of a cell in the sense of DE 44 16 881 AI or known FPGA cells.
- an arithmetic logic unit (EALU) which is extended by special functions and performs data processing.
- the EALU is configured via a function register register, which significantly reduces the amount of data required for configuration.
- the cell can be cascaded freely via a bus system, whereby the EALU is decoupled from the bus system via input and output registers.
- the unit is designed so that data can be distributed to several receivers (broadcasting).
- Synchronization circuit controls the data exchange between several cells via the bus system.
- the EALU, the synchronization circuit, the bus control unit and the registers are designed so that a cell can be reconfigured independently of its surrounding cells during operation.
- a power saving mode can be configured via the function register, which switches the cell off, clock dividers can also be set to reduce the operating frequency.
- PAE Processing Array Element
- PRO Processing Array Element
- the arithmetic unit consists of an extended Arith etical logic unit (EALU) implemented in logic.
- An EALU is a conventional arithmetic-logic unit according to the prior art (ALU), which is expanded by special functions such as counters.
- ALU arithmetic-logic unit according to the prior art
- This EALU is able to perform a large number of arithmetic and logical operations without having to be specified here precisely, since it is possible to use state-of-the-art ALUs.
- EALU has direct access to its own results, which we describe below as an operand. This enables counters or serial operations such as serial multiplication, division or series expansions. In addition to its result, the EALU delivers the signals CarryOut-AlessB and AequalB-Odetect.
- CarryOut-AlessB either specifies the carry for arithmetic operations, or when comparing by subtracting two values, the carry, i.e. CarryOut-AlessB, indicates that A ⁇ B, or B ⁇ A, depending on the negated operand.
- the signal is the usual carry generated by a full adder.
- AequalB-Odetect indicates that the result in the result register R-REGsft is 0.
- the signal is generated from the result via a NOR.
- the signals are used for simple evaluation of states and can be returned to the PLU. Additional status signals can be implemented depending on the application.
- the function of the EALU is configured in a function register (F-PLUREG).
- the input operands of the EALU are stored in two independent operand registers (O-REG). This means that they are available regardless of the status of the unit that supplies the data (data transmitter). This is necessary in order to enable decoupling from the bus and free reconfiguration of the PA.
- O-REGs have a sliding function, which the EALU can individually control for each O-REG is controlled.
- the slide function enables serial operations such as serial multiplication or division to be carried out in the EALU.
- O-REG with disc function are called 0- REGsft.
- the result of the EALU is stored in a result register (R-REGsft).
- R-REGsft has a disk function that is controlled by the EALU, which enables serial operations.
- the result data which are in R-REGsft, are looped in via a multiplexer (R20-MUX) between one of the O-REG and the EALU as an operand in order to ensure feedback of the result for serial operations, counters and similar functions.
- R20-MUX multiplexer
- the multiplexer is set by the F-PLUREG.
- the EALU has a half cycle available for executing its function, the second half cycle is available for signal runtimes and multiplexers. This makes it possible to perform a complete operation in every cycle.
- a synchronization unit (Sync-UNIT) is available for the synchronization of a PAE within an array (PA) of PAEs. This evaluates a series of input signals that execute a handshake protocol.
- rACK (h / l) The data receiver acknowledges the received data.
- rACKh is the acknowledgment of the high result byte (bits 8 to 15) and rACKl that of the low result byte (bits 0 to 7). Both are combined (rACKh AND rACKl) and give the signal rACK.
- rACK is not true while one or both data recipients are busy processing their data and becomes true when the processing of the data of both data recipients is complete and the result is stored in the R-REGsft of the respective data recipient.
- oRDY (l / 2): The data transmitter signals that it is ready to send new data. oRDY is not true while the data sender is busy processing its data and becomes true when the result of the data sender that is the operand of the PAE is available.
- oRDYl is the release signal of the data transmitter of the first operand and oRDY2 that of the second. Both are combined (oRDYl AND oRDY2) and give the signal oRDY.
- oRDY is only true if both data senders are ready to send data.
- Output signals are generated from the input signals and the state of the sync unit, which, together with the sequential control system of the EALU, represents the overall state of the PAE, which in turn are considered as input signals by the sync units of the data transmitters and receivers.
- the status information and the F-PLUREG register are used to control the EALU.
- rRDY Indicates that the PAE has finished processing data and a result is available in the R-REGsft. rRDY is transmitted as rRDYh and rRDYl to both data receivers. However, this is the same signal!
- oACK Indicates that the PAE has processed its operands and can add new data to the O-REG (sft).
- oACK is transmitted as oACKl and oACK2 to both data senders. However, this is the same signal!
- the RDY signals remain at their level until ACK acknowledgment is received. This is necessary if the data receiver is reconfigured during the provision of the data. If RDY is pending until it is acknowledged by ACK, the data receiver recognizes after the reconfiguration that data is available and accepts it.
- the output signal rRDY of the data transmitter represents the input signal oRDYl or oRDY2 of the PAE.
- the output signal rRDY of the PAE represents the input signal oRDY of the data receiver.
- the Sync-UNIT provides a special mode that only releases the clock signal if operands are available stand. This mode is particularly useful if the data senders do not deliver the data in every processor cycle, but only every nth cycle.
- the cycle corresponds to a period of the normal cycle and is released via rACK or oRDY (1/2).
- the release is called OneShot.
- the mode is called OneShot-MODE.
- the clock is ANDed with one of the enable signals via an AND gate.
- the mode and signal selection takes place via the F-PLUREG.
- the release signal generated by rACK or oRDY (1/2) can be extended by the SM-UNIT. This is necessary so that operations that require more than one cycle can be carried out in OneShot MODE. To make this possible, a corresponding signal line of the SM-UNIT is ORed with the enable signal.
- the Sync-UNIT ends the current function. After that, no further operands are accepted and acknowledged. As soon as rACK indicates that the result has been accepted by the data receiver, the readiness for reconfiguration of the PLU is indicated by the signal ReConfig.
- the signal is generated by rACK storing the stop of the F-PLUREG in a D flip-flop. ReConfig can be queried by reading the PLU to F-PLUREG at the bit position of Stop.
- the Sync-UNIT can also be used to generate and evaluate error states or other status signals.
- BM-UNIT bus multiplex unit
- This consists of 2 multiplexers and 2 gates, the 2 multiplexers for the operands (O-MUX) and 2 gates for the Result (R-GATE) exist, a switch is used for the higher and lower order result.
- the multiplexers and switches are controlled via the multiplexer register ( ⁇ M-PLUREG ⁇ ).
- the Sync-UNIT signals are controlled via the switches on the bus. The relationship between the multiplexers / switches and signals is as follows:
- O-MUX1 oRDYl
- oACK 0-MUX2 ORDY2
- oACK RH-GATE rRDY
- rACKh RL-GATE: rRDY
- the R-GATE can be brought into a state via the M-PLUREG in which it does not drive a bus system.
- the driver stage of the acknowledgment line oACK is designed as an open collector driver.
- the bus works as wired-AND, which means that the H level required for acknowledgment only arises when all data receivers quitter. This is achieved in that every data receiver that does NOT acknowledge pulls the bus to an L level via an open collector transistor. Data receivers that acknowledge, control the open Collector transistor does not turn on and therefore does not load the bus. When all data receivers acknowledge, the bus is no longer loaded and assumes an H level via a pull-up resistor.
- the PAE is able to provide feedback on its operating status to its charging logic, hereinafter referred to as the PLU (cf. DE 44 16 881 AI).
- the charging logic configures the PA and requires information about the status of the individual PAEs in order to be able to carry out meaningful reconfigurations. This is done via the StateBack-UNIT. Depending on the entry in the F- PLUREG, this either transmits the lower 3 bits of the result from the R-
- REGsft to deliver calculated values to the PLU or the signals CarryOut-AlessB and AequalB-Odetect on a 3-bit status bus.
- a simple wired-OR procedure via open collector drivers is used to enable the switching of the signals from several PAEs. So that the reconfiguration of the PAE does not begin until the receiver has acknowledged the data, a latch stage can be inserted between the signals and the open collector drivers, which only releases the signals after the rACK has been received.
- the status bus is monitored by the PLU. In its program flow and reconfiguration, this reacts to the status provided by the .Bus.
- the PAE has a power saving mode ( ⁇ Sleep-MODE ⁇ ), which, like the function of the EALU, is set in the F-PLUREG. There is a bit for this which, when set, switches on the sleep mode.
- ⁇ Sleep-MODE ⁇ a power saving mode
- either the clock line of the PAE can be set to constant logic 0 or 1, or the voltage of the PAE can be switched off via a transistor.
- the F-PLUREG is always under tension within the PAE cannot be switched off. Areas of the PAE that are not used for the function performed are switched off by evaluating the F-PLUREG. This is done via a transistor that separates the areas from the power supply. To prevent unwanted interference, the outputs of the areas are defined using pull-up / pull-down resistors.
- the PowerSave-MODE can be used within the OneShot-MODE, which is controlled by the Sync-UNIT. All parts of the PAE, with the exception of F-, M-PLUREG and Sync-UNIT, are disconnected from the supply voltage. Only when the Sync-UNIT detects a OneShot, all required PAE parts are switched on via the Power-UNIT. The Sync-UNIT delays the clock signal until all newly connected parts are operational.
- the registers F-PLUREG and M-PLUREG are connected to the PLU bus.
- the address of the data packets sent by the PLU are decoded in a comparator. If the address of the PAE is recognized, the data is saved in the register.
- the PLU bus is designed as follows:
- RS Register Select
- logic 0 selects F-PLUREG
- logic 1 selects M-PLUREG.
- AEN Address Enable, the bus contains a valid address.
- Bus access i.e. also during the data transfer logical 0. ⁇ D23..00: Data DEN: Data Enable, the bus contains valid data. The data must be in the
- the reset state is 0 in all bits.
- the reset state is 0 in all bits
- the reset state is 0 in all bits.
- the function of the PAE can be configured and reconfigured more easily and quickly than in known technologies, especially FPGA technology.
- the networking of the arithmetic unit is specified in the M-PLUREG, whereas in conventional technologies a large number of individual, non-contiguous configuration bits have to be occupied.
- the (clear) structure of the registers simplifies (re) configuration.
- the PAE structure can be implemented in your architecture to increase the efficiency of FPGAs. Thereby arithmetic operations can be implemented much more efficiently.
- FIG. 1 Structure of a PAE.
- Figure 3 Structure of F-PLUREG and M-PLUREG.
- Figure 4 Structure of an O-REG.
- FIG. 6 Construction of an R-REGsft with right / left l-2bit barrel
- Figure 13 Structure of an O-MUX, limited to 4 bus systems
- Figure 14 Structure of an R-GATE, limited to 4 bus systems
- Figure 15 Structure of the StateBack UNIT Figure 16 -, functional principle of the OneShot and One ⁇ hot / PowerSave
- Figure 1 shows a simplified processor according to DE 44 16 881 AI.
- the PLU (0101) and its bus system (0102) is displayed.
- the PAEs (0103) are entered as an array, the on-chip bus system (0104) is shown schematically.
- FIG. 2 shows the schematic structure of a PAE.
- the on-chip bus system (0201) is routed to the BM-UNIT (0202), which sends the buses selected by M-REG (0203) to the 0-REGlsft (0204) as operand 1 and the O-REG (0205) as operand 2 forwarded.
- the result in the result register R-REGsft (0207) is optionally looped into the data path of operand 2 via the R20-MUX (0206).
- the data from O-REGsft (0204) and R20-MUX (0206) are processed in ELAU (0208). Feedback is sent to the PLU via the StateBack-UNIT (0209).
- the PLU bus (0210) is connected to the registers F-PLUREG (0211) and M-PLUREG (0212), as well as the StateBack-UNIT (0209). It is used to configure and monitor the PAE.
- the F-PLUREG contains all functional configuration data
- the M-PLUREG contains the networking information of the PAE.
- the Sync-UNIT (0212) controls the interaction of the data exchange between the data senders, the data receivers and the processing PAE.
- the SM-UNIT (0213) controls the entire internal process of the PAE.
- the Power UNIT (0214) regulates the power supply and is used to reduce power consumption.
- the mode of operation of the registers M-PLUREG and F-PLUREG is illustrated in FIG.
- the addresses AX and AY of the PLU bus (0308) are compared in a comparator (0301) with the address of the PAE, provided that AEN (address enable) indicates a valid bus transfer.
- Each PAE has a unique address that is made up of its column and row within a PA. If DEN (DataEnable) shows the data transfer, either M-PLUREG (0302) or F-PLUREG (0303) is selected via RS (RegisterSelect). With the rising edge of DEN, the data is stored in the relevant register.
- the Registers are implemented as D flip-flops (0304).
- the timing diagram m 0305 serves to illustrate the process. Read access to the F-PLUREG is only given via the gate (0306) the signal ReConfig from the Sync-UNIT to the PLU bus. The release takes place via the result of the comparator (0301) AND the signal OEN.
- FIG. 4a shows the block diagram of the O-REG.
- the structure of the O-REG from D flip-flops can be seen in FIG. 4b.
- the timing diagram is shown in Figure 4c.
- the clock is generated by the SYNC-SM.
- FIG. 5a shows the block diagram of the O-REGsft.
- FIG. 5b shows the structure of the O-REGsft from D flip-flops (0501).
- the AND gates (0502) and the OR gate (0503) form, via the inverter (0504), a mode-controlled multiplexer (0506) which either switches the input data to the D flip-flop (0501) or the output data of the D -FlipFlop shifted by one bit at its input.
- the AND gate (0505) is not necessary because an input is permanently at logic 0. It only serves for clarity.
- 5c shows the timing diagram as a function of the signal mode.
- the clock is generated by the SYNC-SM.
- Figure 6a shows the block structure of the R-REGsft in front of the register (0601) is a multiplexer (0602), which either switches the input data to the register (0601), or shifted the output data of the register (0601) to its input.
- the clock generated by the SYNC-SM is shifted to the register by a half clock.
- the block diagram at gate level is shown in FIG. 6b.
- ModeO-2 uses a decoder (0603) to switch a multiplexer (0606) consisting of AND gates with a downstream OR gate.
- FIG. 7a shows the structure of the multiplexer R20-MUX which, depending on the mode, forwards the operands or the result to the EALU.
- 7a is constructed as a conventional multiplexer
- FIG. 7b shows the space-saving and power-saving variant by using CMOS transfer gates (0701). All of the multiplexers described in this document can be set up using transfer gates.
- a gate can be built up equivalent to a multiplexer from transfer gates. However, the direction of data exchange is exactly the opposite!
- FIG. 8 shows the relationship of the internal PAE clock CLK to the activities taking place. With the rising edge (0801), the operands are stored in the O-REG. During the H-
- the L level (0804) is used for the distribution of those in the bus system, including the BM-UNIT
- ⁇ Network bus phase
- the flow chart of the sync unit is shown in FIG. 9.
- the state machine knows two fixed states DATA (0901) and RESULT (0902).
- DATA is synchronized to the rising edge, RESULT to the falling end.
- the status of the input parameters is evaluated and, depending on the result, jumped to the yes (0903/0904) or no (0905/0906) branch. If the operands in DATA are not ready, no is jumped to. In the next steps, no operation is carried out until the machine jumps back to DATA and evaluates again. If operands are now available, indicated by oRDY, the operands are stored in the O-REG (0907).
- the operands are processed (0908) and evaluated at the same time
- FINISH (0916) can be queried by the SM-UNIT. This is active when the last or only cycle takes place.
- the status of the SYNC-UNIT is signaled to the SM-UNIT via RUN (0917).
- RUN is active in the event of an operation, otherwise inactive.
- the mechanism of the STOP entry in the F-PLUREG and the ReConfig generated from it is not shown in FIG. 9, since the process is trivial and is evident from the description of the SYNC-UNIT.
- FIG. 10 shows the basic structure of the Power UNIT.
- the signal Sleep is passed from F-PLUREG to a transistor or a transistor stage (1001). This controls the voltage supply for all cell functions that can be switched off.
- the Sync-UNIT supplies the OneShotPowerSave signal (see FIG. 16), via which the voltage supply to the remaining cell functions is enabled by a transistor or a transistor stage (1002).
- the transistors or transistor stages (1003) switch off the functions that are not required (PowerDown). It is understandable that further appropriate precautions, such as capacitors, etc., must be taken for proper voltage supply and EMC behavior.
- FIG. 11 shows the implementation of the machine from FIG. 9 in the concept.
- the latches are switched so that they are transparent in the L phase (bus phase) of CCLK and keep the state in the H phase (processing phase).
- the outputs of the latch provide the signals for the Sync-StateMachine (1103).
- rRDY (shown in simplified form: rRDYh and rRDYl actually exist, these are completely identical, but are sent to different receivers) from 1103 is switched to the bus via a gate.
- the signals oACK (1/2) from 1103 are negated in the BM-UNIT (1101) and supplied to the in turn inverting open collector bus drivers (1104).
- the bus is pulled to H via resistors (1105).
- the BM-UNIT is set to do the following:
- the Sync-StateMachine provides the signal RUN (1107) of the SM-UNIT (1106). This starts due to RUN. If the SM-UNIT is in the last or only cycle of processing, it signals this via FINISH (1108) to the sync-state machine. FINISH is evaluated in the evaluation units to identify the last cycle (0907, 0915). The SM-UNIT runs synchronously with the PAE internal clock CLK.
- Figure 12 shows the structure of the BM-UNIT.
- the multiplexers (1201, 1202) switch the operands from the internal bus (1203) to the O-REG.
- the gates (1204, 1205) also switch the lower and upper half of the result to the bus.
- the multiplexer 1206 switches the oRDY (1/2) according to the position of 1201 and 1202 and rACK according to the position of 1204 and 1205 from the bus to the PAE.
- the rACK of both data receivers is linked to one another. If there is only one data receiver, the multiplexer is switched so that it returns a logical 1 instead of the missing rACK.
- 1207 contains a gate for connecting the signals oACK (l / 2) and rRDY to the bus.
- the signals oACK (1/2) are first inverted and then switched to the bus via open collector drivers (1104).
- Figure 13 illustrates the structure of an O-MUX.
- the multiplexer is constructed via an AND gate (1302) with a downstream OR gate (1303).
- the gates (1402) are constructed either by AND gates or by transmission gates (cf. 0701). An amplifier stage for driving the bus load is connected upstream or downstream. To simplify matters, only a reduced bus size is shown.
- a multiplexer 1501 either switches through the signals CarryOut-AlessB, AequalB-Odetect from the EALU or the outputs of the R-REG R-REGD2..0.
- the signals reach an open collector transistor stage (1502) and are connected to the PLU bus.
- the PLU bus requires external pull-up resistors (1503) positioned near the PLU.
- the Latch 1504 is optional. If it is looped into the output signals of 1501, these are only switched to the bus (1503) after the data receiver has acknowledged the data via rACK. This means that the readiness for reconfiguration via the status signals is only displayed when the data has also been accepted. This is normally regulated by the interaction of STOP and ReConfig in the Sync-UNIT; therefore the latch is optional.
- Figure 16 illustrates the functionality of the OneShot MODE.
- the signals switch via a multiplexer (1601)
- the clock only starts when the signals or signal combinations enable the clock.
- the release is synchronized to the clock CCLK by a latch (1602), so that the phase does not break off prematurely if the release signal is too short.
- the latch in the L phase of CCLK is transparent and holds the value in the H phase.
- the enable signal arrives at the AND gate pair (1603 and 1604), which enables the clock, the inverted clock signal! CLK is generated via an inverter (1605), CLK runs to ensure the phase equality through a delay element (1606) (see Timing diagram "One-shot operation").
- CCLK in the feed line to 1604 is delayed via two delay newspapers (1610) in order to ensure phase equality with the CCLK applied to 1603, which was delayed by the multiplexer (1608).
- CCLK is routed via a delay line (1607).
- a multiplexer (1608) selects according to the signal PowerSave from F-PLUREG whether the normal or delayed clock is passed to the cell. Only the non-inverted clock is delayed by the period $ ⁇ Delta $ PowerOn, the inverted clock is not delayed. As a result, the result is available synchronously with the other block functions. This reduces the usable processing time to ⁇ process.
- the maximal cost of the powerSave from F-PLUREG whether the normal or delayed clock is passed to the cell. Only the non-inverted clock is delayed by the period $ ⁇ Delta $ PowerOn, the inverted clock is not delayed. As a result, the result is available synchronously with the other block functions. This reduces the usable processing time to ⁇ process.
- the clock frequency of the block therefore depends on ⁇ PowerOn + ⁇ process. (see timing diagram "One-shot operation with PowerSave").
- Figure 17 shows an implementation example of a PAE.
- the BM unit, the power unit, the StateBack unit, the PLU bus and the M-PLUREG are not shown.
- the PAE has three input registers oREGl (1701), oREG2 (1702), oREG3 (1703) for the "data to be processed.
- the input registers receive their data via the BM unit from previous PAE ⁇ s. All input registers are registers without a shift function.
- the F-PLUREG (1704, 1705, 1706) determine a plurality of configurations of the PAE. They are loaded from the PLU via the PLU bus. A configuration is stored in each of them, which can be selected via the multiplexer (1723). The multiplexer (1723) is controlled by the register (1724). The register (1724) receives data or triggers from one previous PAE by the BM unit. This PAE is not identical to the PAE ⁇ s that supply the data for the input register. Of course, a larger or smaller number of F-PLUREG are also conceivable.
- the third input register oREG3 (1703) supplies the operand for a multiply add function.
- the adder / comparator is configured so that it carries out an addition. If only one multiplication is to be carried out, the oREG3 (1703) is loaded with the value zero. If only one addition is to be carried out, the F-PLUREG switches the multiplexer (1711). This brings the value of the oREGl
- the counter (1715) generates a trigger signal (1720) as soon as it has counted from a predetermined value to zero.
- the counter (1715) is loaded directly with the value that the oREG3 (1703) also receives. It is also conceivable to use other counters, such as up counters, which count from zero to a loaded value and then generate a trigger signal.
- the results of the functional units are forwarded by the multiplexer (1716) to the two output registers rREGl (1710) and rREG2 (1717), which are linked to the BM unit in Are connected and so pass the data on to subsequent PAE ⁇ s.
- the process is controlled by a sync unit
- the trigger logic (1707) is connected to the F-PLUREG and evaluates the incoming signals (1722), depending on the configuration stored in the F-PLUREG.
- the incoming signals include the ReConfig, the general trigger signal, as well as the handshake signals oRDY and rACK.
- the trigger logic (1707) sends the handshake signals to the sync unit
- the sync unit (1708) also generates the outgoing handshake signals oACK and rRDY, which it forwards to the trigger logic (1707).
- the signals (1719) or the trigger of the counter (1720) can be used as a general trigger signal and routed to the trigger logic (1707). From the trigger logic
- FIG. 18 shows a PAE with the same functional scope as the PAE described in FIG. 17.
- the BM unit, the power unit, the StateBack unit and the M-PLUREG were not shown here either. It consists of three input registers oREGl (1801), oREG2 (1802), oREG3 (1803), two output registers rREGl (1804), rREG2 (1818), three F-PLUREG (1813, 1814, 1815), one multiplexer (1818) one Sync unit (1805) and trigger logic (1806).
- the functional units are a divider (1807), a multiplier (1817), an adder / comparator (1809), logic functions (1810), a shift register (1811) and a counter (1812).
- the function of the individual units corresponds to that written in FIG. 17. It is also conceivable integrate additional functions in the PAE such as the trigonometric functions, root and exponential functions. Of course, this also applies to the PAE described in FIG. 17.
- the individual functions can be implemented as integers or floating point units.
- the individual functional units are coupled via a bus system (1816), so that the individual functions can be connected to one another in any order.
- the interconnection is determined by the configuration that is stored in the F-PLUREG.
- the bus system (1816) can be constructed in various ways. One or more segmented buses are possible, the segments of which each connect two interconnected functions, or a number of continuous buses, each interconnecting two functional units. There is also the possibility that the individual functional units and registers send a destination address, with the help of which a connection is established.
- FIG. 19 shows a config state machine that manages the configuration registers.
- the config state machine is in state IDLE (1901). This state is only exited after an rRDY signal arrives from the Config-PAE that selects the configuration register.
- the config state machine then goes into the stop state (1902) and sends a stop signal to the sync unit of the PAE.
- the PAE ends its operation at the next possible time and sends a stop acknowledge to the config state machine.
- the Config State Machine then changes to the Restart state (1904) and sends a start signal to the Sync Unit, which resumes processing.
- FIG. 20 shows a state machine for automatically running through the various configurations of the PAE, which is referred to below as a loop state machine. Since there are several F-PLUREGs, it may make sense to carry out several operations in succession and only then pass on the data, as well as the trigger signals and handshake signals to the subsequent PAE.
- the result of the individual operations is fed back to the input registers by the PAE's rREG via the feedback already described.
- This process can be controlled by an external stop-loop signal or an internal counter.
- the loop state machine is in the IDLE state (2001).
- the loop state machine sends a reset signal to a counter. This counter is used to select the F-PLUREG.
- the loop state machine changes to the configuration state (2002). It generates the handshake signals for the PAE and the control signals for the config state machine. In addition, an enable signal is generated for the counter, the value of which is increased by one. If the loop state machine does not receive a stop-loop signal or the internal counter of the PAE has not yet reached its end value, it remains in the configuration state (2002) and the process described above is repeated. When a stop-loop signal arrives or when the internal counter of the PAE has reached its end value, the state machine returns to the IDLE state (2001) and the rRDY signal is routed to the subsequent PAE.
- FIG. 21 shows the part of the PAE required for the sequential run through the configurations stored in the F-PLUREG.
- the F-PLUREG (2104) receive their data from the PLU (2107) and are somewhat modified compared to the previously described versions.
- Each F-PLUREG contains an additional bit, the so-called loop bit (2106).
- This loop bit becomes the one in FIG described loop state machine (2101) through the connection (2112). It serves as a stop-loop signal there, that is, " if the loop bit (2106) is set, the loop process is ended, otherwise it is continued until the loop bit is set or the internal counter of the loop state described in FIG.
- the loop state machine (2101) controls the counter (2102), the value of which controls the selection of the F-PLUREG (2104) by the multiplexer (2105). State machine and the handshake signals of the PAE are transmitted via the connection (2113) The configuration data of the F-PLUREG are passed on via the connection (2108) to the functional units of the PAE.
- the counter (2102) receives an enable signal (2110) so that the value of the counter (2102) is increased by one.
- the loop state machine (2101) sends a reset signal (2111) to the counter as soon as a loop process has ended.
- the multiplexer (2103) can be used to choose between loop mode and the normal sequence in the PAE. In the normal course, the multiplexer (2103) forwards a date (2109) for the selection of an F-PLUREG (2104) to the multiplexer (2105).
- ALU Arithmetic logical unit Basic unit for processing data.
- the unit can perform arithmetic operations such as addition, subtraction, possibly also multiplication, division, series expansions, etc.
- the unit can be designed as an integer unit or as a floating point unit.
- the unit can also perform logical operations such as AND, OR and comparisons.
- BM-UNIT Unit for connecting the data to the bus systems outside the PAE. It is switched on via multiplexers for the data inputs and gates for the data outputs. oACK cables are implemented as open collector drivers.
- the BM-UNIT is controlled by the M-PLUREG.
- Broadcast Send data from a PAE to several data receivers.
- CarryOut-AlessB Signal generated by the EALU which indicates a carry during arithmetic operations. Comparisons show that operand A is smaller than operand B.
- the unit (s) which provides data for the PAE as operands provide D-FlipFlop memory element which stores a signal on the rising edge of a clock.
- FPGA programmable logic device State of the art. F-PLUREG register in which the function of the PAE is set. The OneShot and Sleep modes are also set. The register is written by the PLU.
- Gate group of transistors that perform a basic logic function are e.g. NAND, NOR, transmission gates.
- H-level Logical 1 level depending on the technology used Handshake signal protocol, in which one signal A indicates a state and another signal B confirms that it accepts signal A and responds to it.
- Configuration Determine the function and networking of a logical unit, an (FPGA) cell or a PAE (see reconfiguration).
- Latch memory element that normally passes a signal transparently during the H level and stores it during the L level. Latches are sometimes used in PAEs where the function of the level is exactly the opposite. Here, an inverter is switched before the clock of a conventional latch.
- O-MUX multiplexer within the BM-UNIT that selects the bus system of the operands.
- OneShot mode in which a PAE works with a lower than the processor clock.
- the clock is synchronous to the processor clock and corresponds to a period. There is no phase shift.
- the clock is enabled via one of the signals oRDY (l / 2) or rRDY. This mode saves power when the data transmitters or receivers send or receive data slower than the processor clock.
- Open collector circuit technology in which the collector of a transistor is connected to a bus signal that is pulled up to the H level by a pull-up.
- the transistor emitter is at ground. If the transistor switches, the bus signal is pulled to the L level.
- the advantage of the method is that a plurality of such transistors can control the bus without an electrical collision.
- the signals are OR-linked, resulting in the so-called wired-OR.
- O-REG operand register for storing the operands of the EALU.
- O-REGsft O-REG with shift register controlled by SM-UNIT O-REGsft O-REG with shift register controlled by SM-UNIT.
- PA Processing Array Array of PAEs
- PAE Processing Array Element EALU with O-REG, R-REG, R20- MUX, F-PLUREG, M-PLUREG, BM, SM, Sync, StateBack and Power UNIT.
- PLU unit for configuring and reconfiguring the PAE. Designed by a microcontroller specially adapted to its task. PowerSave-MODE Power saving mode Mode within the OneShot-MODE. While no operation is being carried out, all parts of the PAE with the exception of the F-, M-PLUREG and Sync-UNIT are not supplied with voltage.
- Power-UNIT unit that regulates the energy saving functions. PullDown resistor that pulls a bus line to an L level. PullUp resistor that pulls a bus line to an H level.
- R-GATE switch within the BM-UNIT, which connects the result to the corresponding bus system. Some signals are switched on as an open collector driver. The R-GATE works as a bus driver and can go into a bus-neutral mode.
- R20-MUX multiplexer for inserting the result in an R-REGsft into the data path between O-REG and EALU.
- R-REGsft result register for storing the result of the EALU. Allows the PAE to be independent of the data recipients in terms of time and functionality. This simplifies the transfer of data because it can take place asynchronously or in a packet-oriented manner. At the same time, the possibility is created to reconfigure the data receiver independently of the PAE or the PAE independently of the data receiver.
- the register is provided with a sliding function that is controlled by the SM-UNIT. serial operations Operations that are carried out by serial processing of a data word or an algorithm. Serial multiplication, serial division, series development
- Sync-UNIT unit which takes over the synchronization of the PAE with the data transmitters and receivers, as well as the reconfiguration of PAEs. At the same time, the OneShot functions are taken over.
- Reconfiguration New configuration of any amount of PAEs while any remaining amount of PAEs continue their own functions (see configure).
- State machine logic that can assume various states. The transitions between the states are different depending on the gear parameters. These machines are used to control complex functions and correspond to the state of the art
Abstract
Description
Claims
Priority Applications (12)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP52493898A JP3963957B2 (ja) | 1996-12-09 | 1997-12-09 | 算術演算および論理演算を処理し、プロセッサ(cpu)で使用するためのユニット、マルチコンピュータシステム、データフロープロセッサ(dfp)、デジタルシグナルプロセッサ(dsp)、収縮型プロセッサおよびプログラム可能論理構成素子(fpga) |
DE19781412T DE19781412D2 (de) | 1996-12-09 | 1997-12-09 | Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPUs), Mehrrechnersystemen |
AT97952730T ATE244421T1 (de) | 1996-12-09 | 1997-12-09 | Einheit zur verarbeitung von numerischen und logischen operationen, zum einsatz in prozessoren (cpus), mehrrechnersystemen |
CA002274532A CA2274532A1 (en) | 1996-12-09 | 1997-12-09 | Unit for processing numeric and logical operations, for use in processors (cpus) and in multicomputer systems |
EA199900441A EA004240B1 (ru) | 1996-12-09 | 1997-12-09 | Реконфигурируемый процессор и способ управления работой процессорной системы |
DE59710383T DE59710383D1 (de) | 1996-12-09 | 1997-12-09 | EINHEIT ZUR VERARBEITUNG VON NUMERISCHEN UND LOGISCHEN OPERATIONEN, ZUM EINSATZ IN PROZESSOREN (CPUs), MEHRRECHNERSYSTEMEN |
AU56514/98A AU5651498A (en) | 1996-12-09 | 1997-12-09 | Unit for processing numeric and logical operations, for use in processors (cpus)and in multicomputer systems |
EP97952730A EP0943129B1 (de) | 1996-12-09 | 1997-12-09 | EINHEIT ZUR VERARBEITUNG VON NUMERISCHEN UND LOGISCHEN OPERATIONEN, ZUM EINSATZ IN PROZESSOREN (CPUs), MEHRRECHNERSYSTEMEN |
US09/329,132 US6728871B1 (en) | 1996-12-09 | 1999-06-09 | Runtime configurable arithmetic and logic cell |
US10/791,501 US7565525B2 (en) | 1996-12-09 | 2004-03-01 | Runtime configurable arithmetic and logic cell |
US12/368,709 US7822968B2 (en) | 1996-12-09 | 2009-02-10 | Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs |
US12/844,043 US20110010523A1 (en) | 1996-12-09 | 2010-07-27 | Runtime configurable arithmetic and logic cell |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19651075.9 | 1996-12-09 | ||
DE19651075A DE19651075A1 (de) | 1996-12-09 | 1996-12-09 | Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/946,810 Continuation-In-Part US6425068B1 (en) | 1996-12-09 | 1997-10-08 | Unit for processing numeric and logic operations for use in central processing units (cpus), multiprocessor systems, data-flow processors (dsps), systolic processors and field programmable gate arrays (epgas) |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/329,132 Continuation US6728871B1 (en) | 1996-12-09 | 1999-06-09 | Runtime configurable arithmetic and logic cell |
US10/329,132 Continuation US6958710B2 (en) | 1996-12-09 | 2002-12-24 | Universal display media exposure measurement |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1998026356A1 true WO1998026356A1 (de) | 1998-06-18 |
Family
ID=7814099
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DE1997/002949 WO1998026356A1 (de) | 1996-12-09 | 1997-12-09 | EINHEIT ZUR VERARBEITUNG VON NUMERISCHEN UND LOGISCHEN OPERATIONEN, ZUM EINSATZ IN PROZESSOREN (CPUs), MEHRRECHNERSYSTEMEN |
Country Status (10)
Country | Link |
---|---|
US (7) | US6425068B1 (de) |
EP (3) | EP1310881B1 (de) |
JP (2) | JP3963957B2 (de) |
CN (1) | CN1247613A (de) |
AT (1) | ATE244421T1 (de) |
AU (1) | AU5651498A (de) |
CA (1) | CA2274532A1 (de) |
DE (4) | DE19651075A1 (de) |
EA (1) | EA004240B1 (de) |
WO (1) | WO1998026356A1 (de) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002071196A2 (de) | 2001-03-05 | 2002-09-12 | Pact Informationstechnologie Gmbh | Verfahren und vorrichtung zu datenbe- und/oder verarbeitung |
WO2003025781A2 (de) | 2001-09-19 | 2003-03-27 | Pact Xpp Technologies Ag | Verfahren zur konfiguration der verbindung zwischen datenverarbeitungszellen |
EP1220107A3 (de) * | 2000-10-26 | 2005-01-05 | Cypress Semiconductor Corporation | Programmierbare digitale Vorrichtung |
JP2009032281A (ja) * | 2001-03-05 | 2009-02-12 | Pact Xpp Technologies Ag | データ伝送方法 |
EP2043000A2 (de) | 2002-02-18 | 2009-04-01 | PACT XPP Technologies AG | Bussysteme und Rekonfigurationsverfahren |
USRE44365E1 (en) | 1997-02-08 | 2013-07-09 | Martin Vorbach | Method of self-synchronization of configurable elements of a programmable module |
US8869121B2 (en) | 2001-08-16 | 2014-10-21 | Pact Xpp Technologies Ag | Method for the translation of programs for reconfigurable architectures |
US8914590B2 (en) | 2002-08-07 | 2014-12-16 | Pact Xpp Technologies Ag | Data processing method and device |
US9037807B2 (en) | 2001-03-05 | 2015-05-19 | Pact Xpp Technologies Ag | Processor arrangement on a chip including data processing, memory, and interface elements |
US9047440B2 (en) | 2000-10-06 | 2015-06-02 | Pact Xpp Technologies Ag | Logical cell array and bus system |
US9075605B2 (en) | 2001-03-05 | 2015-07-07 | Pact Xpp Technologies Ag | Methods and devices for treating and processing data |
Families Citing this family (146)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7266725B2 (en) | 2001-09-03 | 2007-09-04 | Pact Xpp Technologies Ag | Method for debugging reconfigurable architectures |
DE19651075A1 (de) * | 1996-12-09 | 1998-06-10 | Pact Inf Tech Gmbh | Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen |
US6338106B1 (en) | 1996-12-20 | 2002-01-08 | Pact Gmbh | I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures |
DE19654595A1 (de) | 1996-12-20 | 1998-07-02 | Pact Inf Tech Gmbh | I0- und Speicherbussystem für DFPs sowie Bausteinen mit zwei- oder mehrdimensionaler programmierbaren Zellstrukturen |
DE19654846A1 (de) | 1996-12-27 | 1998-07-09 | Pact Inf Tech Gmbh | Verfahren zum selbständigen dynamischen Umladen von Datenflußprozessoren (DFPs) sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen (FPGAs, DPGAs, o. dgl.) |
JP3961028B2 (ja) | 1996-12-27 | 2007-08-15 | ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト | データフロープロセッサ(dfp)の自動的なダイナミックアンロード方法並びに2次元または3次元のプログラミング可能なセルストラクチャを有するモジュール(fpga,dpga等) |
DE19704728A1 (de) | 1997-02-08 | 1998-08-13 | Pact Inf Tech Gmbh | Verfahren zur Selbstsynchronisation von konfigurierbaren Elementen eines programmierbaren Bausteines |
DE19704742A1 (de) * | 1997-02-11 | 1998-09-24 | Pact Inf Tech Gmbh | Internes Bussystem für DFPs, sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen, zur Bewältigung großer Datenmengen mit hohem Vernetzungsaufwand |
US8686549B2 (en) | 2001-09-03 | 2014-04-01 | Martin Vorbach | Reconfigurable elements |
US5864703A (en) * | 1997-10-09 | 1999-01-26 | Mips Technologies, Inc. | Method for providing extended precision in SIMD vector arithmetic operations |
DE19861088A1 (de) * | 1997-12-22 | 2000-02-10 | Pact Inf Tech Gmbh | Verfahren zur Reparatur von integrierten Schaltkreisen |
DE19807872A1 (de) | 1998-02-25 | 1999-08-26 | Pact Inf Tech Gmbh | Verfahren zur Verwaltung von Konfigurationsdaten in Datenflußprozessoren sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstruktur (FPGAs, DPGAs, o. dgl. |
US7003660B2 (en) | 2000-06-13 | 2006-02-21 | Pact Xpp Technologies Ag | Pipeline configuration unit protocols and communication |
DE10081643D2 (de) | 1999-06-10 | 2002-05-29 | Pact Inf Tech Gmbh | Sequenz-Partitionierung auf Zellstrukturen |
US6690677B1 (en) * | 1999-07-20 | 2004-02-10 | Serconet Ltd. | Network for telephony and data communication |
US6728863B1 (en) * | 1999-10-26 | 2004-04-27 | Assabet Ventures | Wide connections for transferring data between PE's of an N-dimensional mesh-connected SIMD array while transferring operands from memory |
US6711558B1 (en) * | 2000-04-07 | 2004-03-23 | Washington University | Associative database scanning and information retrieval |
US7139743B2 (en) * | 2000-04-07 | 2006-11-21 | Washington University | Associative database scanning and information retrieval using FPGA devices |
US8095508B2 (en) | 2000-04-07 | 2012-01-10 | Washington University | Intelligent data storage and processing using FPGA devices |
ATE437476T1 (de) * | 2000-10-06 | 2009-08-15 | Pact Xpp Technologies Ag | Zellenanordnung mit segmentierter zwischenzellstruktur |
US20040015899A1 (en) * | 2000-10-06 | 2004-01-22 | Frank May | Method for processing data |
US6691689B2 (en) * | 2000-10-13 | 2004-02-17 | Prüfrex-Elektro-Apparatebau, Inh. Helga Müller. Geb Dutschke | Rotation direction detector in ignition equipment of an internal combustion engine |
US6982589B2 (en) * | 2001-02-28 | 2006-01-03 | Intel Corporation | Multi-stage multiplexer |
US9436631B2 (en) | 2001-03-05 | 2016-09-06 | Pact Xpp Technologies Ag | Chip including memory element storing higher level memory data on a page by page basis |
US7581076B2 (en) * | 2001-03-05 | 2009-08-25 | Pact Xpp Technologies Ag | Methods and devices for treating and/or processing data |
US7844796B2 (en) | 2001-03-05 | 2010-11-30 | Martin Vorbach | Data processing device and method |
US7210129B2 (en) * | 2001-08-16 | 2007-04-24 | Pact Xpp Technologies Ag | Method for translating programs for reconfigurable architectures |
US9552047B2 (en) | 2001-03-05 | 2017-01-24 | Pact Xpp Technologies Ag | Multiprocessor having runtime adjustable clock and clock dependent power supply |
US9141390B2 (en) | 2001-03-05 | 2015-09-22 | Pact Xpp Technologies Ag | Method of processing data with an array of data processors according to application ID |
US9250908B2 (en) | 2001-03-05 | 2016-02-02 | Pact Xpp Technologies Ag | Multi-processor bus and cache interconnection system |
US9411532B2 (en) | 2001-09-07 | 2016-08-09 | Pact Xpp Technologies Ag | Methods and systems for transferring data between a processing device and external devices |
US7308500B1 (en) * | 2001-03-16 | 2007-12-11 | Symantec Operating Corporation | Model for cost optimization and QoS tuning in hosted computing environments |
US7624204B2 (en) | 2001-03-22 | 2009-11-24 | Nvidia Corporation | Input/output controller node in an adaptable computing environment |
JP3561506B2 (ja) * | 2001-05-10 | 2004-09-02 | 東京エレクトロンデバイス株式会社 | 演算システム |
US10031733B2 (en) | 2001-06-20 | 2018-07-24 | Scientia Sol Mentis Ag | Method for processing data |
US7657877B2 (en) * | 2001-06-20 | 2010-02-02 | Pact Xpp Technologies Ag | Method for processing data |
JP2005507652A (ja) * | 2001-08-17 | 2005-03-24 | インサイト・ゲノミックス・インコーポレイテッド | 核酸結合タンパク質 |
US7434191B2 (en) * | 2001-09-03 | 2008-10-07 | Pact Xpp Technologies Ag | Router |
ATE533111T1 (de) * | 2001-09-19 | 2011-11-15 | Richter Thomas | Rekonfigurierbare elemente |
US8686475B2 (en) | 2001-09-19 | 2014-04-01 | Pact Xpp Technologies Ag | Reconfigurable elements |
DE10147772C1 (de) * | 2001-09-27 | 2003-09-11 | Siemens Ag | Verfahren zum Betreiben eines Übertragungssystems und Übertragungssystem in einem Energieversorgungsnetz |
US7594229B2 (en) * | 2001-10-09 | 2009-09-22 | Nvidia Corp. | Predictive resource allocation in computing systems |
US7111179B1 (en) | 2001-10-11 | 2006-09-19 | In-Hand Electronics, Inc. | Method and apparatus for optimizing performance and battery life of electronic devices based on system and application parameters |
US7716330B2 (en) * | 2001-10-19 | 2010-05-11 | Global Velocity, Inc. | System and method for controlling transmission of data packets over an information network |
US20090006659A1 (en) * | 2001-10-19 | 2009-01-01 | Collins Jack M | Advanced mezzanine card for digital network data inspection |
US7644279B2 (en) * | 2001-12-05 | 2010-01-05 | Nvidia Corporation | Consumer product distribution in the embedded system market |
EP1483682A2 (de) | 2002-01-19 | 2004-12-08 | PACT XPP Technologies AG | Reconfigurierbarer prozessor |
US9170812B2 (en) | 2002-03-21 | 2015-10-27 | Pact Xpp Technologies Ag | Data processing system having integrated pipelined array data processor |
US7093255B1 (en) * | 2002-05-31 | 2006-08-15 | Quicksilver Technology, Inc. | Method for estimating cost when placing operations within a modulo scheduler when scheduling for processors with a large number of function units or reconfigurable data paths |
US7620678B1 (en) | 2002-06-12 | 2009-11-17 | Nvidia Corporation | Method and system for reducing the time-to-market concerns for embedded system design |
US7802108B1 (en) | 2002-07-18 | 2010-09-21 | Nvidia Corporation | Secure storage of program code for an embedded system |
US7657861B2 (en) | 2002-08-07 | 2010-02-02 | Pact Xpp Technologies Ag | Method and device for processing data |
AU2003286131A1 (en) | 2002-08-07 | 2004-03-19 | Pact Xpp Technologies Ag | Method and device for processing data |
US7711844B2 (en) | 2002-08-15 | 2010-05-04 | Washington University Of St. Louis | TCP-splitter: reliable packet monitoring methods and apparatus for high speed networks |
AU2003289844A1 (en) | 2002-09-06 | 2004-05-13 | Pact Xpp Technologies Ag | Reconfigurable sequencer structure |
US7502915B2 (en) * | 2002-09-30 | 2009-03-10 | Nvidia Corporation | System and method using embedded microprocessor as a node in an adaptable computing machine |
US8949576B2 (en) * | 2002-11-01 | 2015-02-03 | Nvidia Corporation | Arithmetic node including general digital signal processing functions for an adaptive computing machine |
EP1431872A1 (de) * | 2002-12-19 | 2004-06-23 | Alcatel | Digitaler Signalprozessor mit rekonfigurierbarem Datenpfad |
US7617100B1 (en) | 2003-01-10 | 2009-11-10 | Nvidia Corporation | Method and system for providing an excitation-pattern based audio coding scheme |
US7076584B2 (en) * | 2003-05-09 | 2006-07-11 | Freescale Semiconductor, Inc. | Method and apparatus for interconnecting portions of circuitry within a data processing system |
US10572824B2 (en) | 2003-05-23 | 2020-02-25 | Ip Reservoir, Llc | System and method for low latency multi-functional pipeline with correlation logic and selectively activated/deactivated pipelined data processing engines |
EP2511787B1 (de) | 2003-05-23 | 2017-09-20 | IP Reservoir, LLC | Datendekomprimierung und -suche unter Verwendung von FPGA-Geräten |
US8296764B2 (en) * | 2003-08-14 | 2012-10-23 | Nvidia Corporation | Internal synchronization control for adaptive integrated circuitry |
JP4700611B2 (ja) | 2003-08-28 | 2011-06-15 | ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト | データ処理装置およびデータ処理方法 |
US7669035B2 (en) * | 2004-01-21 | 2010-02-23 | The Charles Stark Draper Laboratory, Inc. | Systems and methods for reconfigurable computing |
US8130825B2 (en) * | 2004-05-10 | 2012-03-06 | Nvidia Corporation | Processor for video data encoding/decoding |
US8018463B2 (en) * | 2004-05-10 | 2011-09-13 | Nvidia Corporation | Processor for video data |
JP2006011924A (ja) * | 2004-06-28 | 2006-01-12 | Fujitsu Ltd | 再構成可能演算装置および半導体装置 |
CN100392661C (zh) * | 2004-07-17 | 2008-06-04 | 周建龙 | 一种可编程测控设备的数据处理方法 |
JP4120631B2 (ja) * | 2004-10-05 | 2008-07-16 | 株式会社日立製作所 | 半導体集積回路 |
TWI256013B (en) * | 2004-10-12 | 2006-06-01 | Uli Electronics Inc | Sound-effect processing circuit |
US7765250B2 (en) * | 2004-11-15 | 2010-07-27 | Renesas Technology Corp. | Data processor with internal memory structure for processing stream data |
JP3810419B2 (ja) | 2004-12-07 | 2006-08-16 | 松下電器産業株式会社 | 再構成可能な信号処理プロセッサ |
US7281942B2 (en) * | 2005-11-18 | 2007-10-16 | Ideal Industries, Inc. | Releasable wire connector |
CN101313470B (zh) * | 2005-11-25 | 2010-09-22 | 松下电器产业株式会社 | 逻辑块控制系统及逻辑块控制方法 |
US7702629B2 (en) | 2005-12-02 | 2010-04-20 | Exegy Incorporated | Method and device for high performance regular expression pattern matching |
JP2009524134A (ja) | 2006-01-18 | 2009-06-25 | ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト | ハードウェア定義方法 |
JP4838009B2 (ja) * | 2006-02-22 | 2011-12-14 | 富士通セミコンダクター株式会社 | リコンフィグラブル回路 |
CA2648896A1 (en) * | 2006-04-19 | 2007-11-01 | Queen's University At Kingston | A hybrid nanotube/cmos dynamically reconfigurable architecture and an integrated design optimization method and system therefor |
US7636703B2 (en) * | 2006-05-02 | 2009-12-22 | Exegy Incorporated | Method and apparatus for approximate pattern matching |
US7921046B2 (en) | 2006-06-19 | 2011-04-05 | Exegy Incorporated | High speed processing of financial information using FPGA devices |
US7840482B2 (en) | 2006-06-19 | 2010-11-23 | Exegy Incorporated | Method and system for high speed options pricing |
WO2008023342A1 (en) * | 2006-08-25 | 2008-02-28 | Nxp B.V. | Configurable logic device |
US7999820B1 (en) | 2006-10-23 | 2011-08-16 | Nvidia Corporation | Methods and systems for reusing memory addresses in a graphics system |
US20080111923A1 (en) * | 2006-11-09 | 2008-05-15 | Scheuermann W James | Processor for video data |
US8326819B2 (en) | 2006-11-13 | 2012-12-04 | Exegy Incorporated | Method and system for high performance data metatagging and data indexing using coprocessors |
US7660793B2 (en) | 2006-11-13 | 2010-02-09 | Exegy Incorporated | Method and system for high performance integration, processing and searching of structured and unstructured data using coprocessors |
US8169789B1 (en) | 2007-04-10 | 2012-05-01 | Nvidia Corporation | Graphics processing unit stiffening frame |
US7987065B1 (en) | 2007-04-17 | 2011-07-26 | Nvidia Corporation | Automatic quality testing of multimedia rendering by software drivers |
US8572598B1 (en) | 2007-04-18 | 2013-10-29 | Nvidia Corporation | Method and system for upgrading software in a computing device |
US8726283B1 (en) | 2007-06-04 | 2014-05-13 | Nvidia Corporation | Deadlock avoidance skid buffer |
US7948500B2 (en) * | 2007-06-07 | 2011-05-24 | Nvidia Corporation | Extrapolation of nonresident mipmap data using resident mipmap data |
US7944453B1 (en) | 2007-06-07 | 2011-05-17 | Nvidia Corporation | Extrapolation texture filtering for nonresident mipmaps |
US8332680B2 (en) * | 2007-08-13 | 2012-12-11 | Rambus Inc. | Methods and systems for operating memory in two modes |
US8325184B2 (en) * | 2007-09-14 | 2012-12-04 | Qualcomm Incorporated | Fragment shader bypass in a graphics processing unit, and apparatus and method thereof |
US9081901B2 (en) * | 2007-10-31 | 2015-07-14 | Raytheon Company | Means of control for reconfigurable computers |
US7817488B2 (en) * | 2007-12-20 | 2010-10-19 | Sandisk Corporation | Load balancing by using clock gears |
US10229453B2 (en) | 2008-01-11 | 2019-03-12 | Ip Reservoir, Llc | Method and system for low latency basket calculation |
JP5251171B2 (ja) * | 2008-03-06 | 2013-07-31 | 富士通セミコンダクター株式会社 | 論理回路装置 |
US8374986B2 (en) | 2008-05-15 | 2013-02-12 | Exegy Incorporated | Method and system for accelerated stream processing |
US20110099562A1 (en) * | 2008-07-01 | 2011-04-28 | Morphing Machines Pvt Ltd | Method and System on Chip (SoC) for Adapting a Reconfigurable Hardware for an Application at Runtime |
US9152427B2 (en) | 2008-10-15 | 2015-10-06 | Hyperion Core, Inc. | Instruction issue to array of arithmetic cells coupled to load/store cells with associated registers as extended register file |
JP5871619B2 (ja) | 2008-12-15 | 2016-03-01 | アイ・ピー・リザブワー・エル・エル・シー | 金融市場深度データの高速処理のための方法および装置 |
US8214592B2 (en) * | 2009-04-15 | 2012-07-03 | International Business Machines Corporation | Dynamic runtime modification of array layout for offset |
US9448964B2 (en) | 2009-05-04 | 2016-09-20 | Cypress Semiconductor Corporation | Autonomous control in a programmable system |
GB2471067B (en) | 2009-06-12 | 2011-11-30 | Graeme Roy Smith | Shared resource multi-thread array processor |
US8150902B2 (en) * | 2009-06-19 | 2012-04-03 | Singular Computing Llc | Processing with compact arithmetic processing element |
EP2363812B1 (de) * | 2010-03-04 | 2018-02-28 | Karlsruher Institut für Technologie | Rekonfigurierbare prozessorarchitektur |
EP2649580A4 (de) | 2010-12-09 | 2014-05-07 | Ip Reservoir Llc | Verfahren und vorrichtung zur verwaltung von aufträgen in finanzmärkten |
US8812287B2 (en) * | 2011-02-08 | 2014-08-19 | International Business Machines Corporation | Autonomous, scalable, digital system for emulation of wired-or hardware connection |
EP2791789A2 (de) * | 2011-12-16 | 2014-10-22 | Hyperion Core, Inc. | Erweiterte prozessorarchitektur |
US11436672B2 (en) | 2012-03-27 | 2022-09-06 | Exegy Incorporated | Intelligent switch for processing financial market data |
US10121196B2 (en) | 2012-03-27 | 2018-11-06 | Ip Reservoir, Llc | Offload processing of data packets containing financial market data |
US10650452B2 (en) | 2012-03-27 | 2020-05-12 | Ip Reservoir, Llc | Offload processing of data packets |
US9990393B2 (en) | 2012-03-27 | 2018-06-05 | Ip Reservoir, Llc | Intelligent feed switch |
US9633097B2 (en) | 2012-10-23 | 2017-04-25 | Ip Reservoir, Llc | Method and apparatus for record pivoting to accelerate processing of data fields |
US9633093B2 (en) | 2012-10-23 | 2017-04-25 | Ip Reservoir, Llc | Method and apparatus for accelerated format translation of data in a delimited data format |
EP2912579B1 (de) | 2012-10-23 | 2020-08-19 | IP Reservoir, LLC | Verfahren und vorrichtung zur beschleunigten formatübersetzung von daten in einem begrenzten datenformat |
JP6254834B2 (ja) * | 2012-12-06 | 2017-12-27 | 株式会社半導体エネルギー研究所 | 半導体装置 |
US9442559B2 (en) | 2013-03-14 | 2016-09-13 | Intel Corporation | Exploiting process variation in a multicore processor |
GB2541577A (en) | 2014-04-23 | 2017-02-22 | Ip Reservoir Llc | Method and apparatus for accelerated data translation |
US9575778B2 (en) * | 2014-05-20 | 2017-02-21 | Via Alliance Semiconductor Co., Ltd. | Dynamically configurable system based on cloud-collaborative experimentation |
US10372285B2 (en) * | 2015-04-14 | 2019-08-06 | Ebay Inc. | Standardizing user interface elements |
CN107430586B (zh) * | 2015-07-31 | 2018-08-21 | 吴国盛 | 自适应芯片和配置方法 |
KR102338863B1 (ko) | 2015-09-09 | 2021-12-13 | 삼성전자주식회사 | 연산을 제어하기 위한 장치 및 방법 |
US10942943B2 (en) | 2015-10-29 | 2021-03-09 | Ip Reservoir, Llc | Dynamic field data translation to support high performance stream data processing |
US10073718B2 (en) | 2016-01-15 | 2018-09-11 | Intel Corporation | Systems, methods and devices for determining work placement on processor cores |
EP3560135A4 (de) | 2016-12-22 | 2020-08-05 | IP Reservoir, LLC | Rohrleitungen zum hardware-beschleunigten maschinellen lernen |
US10963265B2 (en) | 2017-04-21 | 2021-03-30 | Micron Technology, Inc. | Apparatus and method to switch configurable logic units |
US10353709B2 (en) * | 2017-09-13 | 2019-07-16 | Nextera Video, Inc. | Digital signal processing array using integrated processing elements |
US11188497B2 (en) | 2018-11-21 | 2021-11-30 | SambaNova Systems, Inc. | Configuration unload of a reconfigurable data processor |
US10831507B2 (en) | 2018-11-21 | 2020-11-10 | SambaNova Systems, Inc. | Configuration load of a reconfigurable data processor |
US10698853B1 (en) | 2019-01-03 | 2020-06-30 | SambaNova Systems, Inc. | Virtualization of a reconfigurable data processor |
US10768899B2 (en) | 2019-01-29 | 2020-09-08 | SambaNova Systems, Inc. | Matrix normal/transpose read and a reconfigurable data processor including same |
US11386038B2 (en) | 2019-05-09 | 2022-07-12 | SambaNova Systems, Inc. | Control flow barrier and reconfigurable data processor |
US11055141B2 (en) | 2019-07-08 | 2021-07-06 | SambaNova Systems, Inc. | Quiesce reconfigurable data processor |
CN113568864A (zh) * | 2020-04-29 | 2021-10-29 | 意法半导体股份有限公司 | 电路、对应的设备、系统和方法 |
IT202000009358A1 (it) * | 2020-04-29 | 2021-10-29 | St Microelectronics Srl | Circuito, dispositivo, sistema e procedimento corrispondenti |
US11809908B2 (en) | 2020-07-07 | 2023-11-07 | SambaNova Systems, Inc. | Runtime virtualization of reconfigurable data flow resources |
US11782729B2 (en) | 2020-08-18 | 2023-10-10 | SambaNova Systems, Inc. | Runtime patching of configuration files |
US11556494B1 (en) | 2021-07-16 | 2023-01-17 | SambaNova Systems, Inc. | Defect repair for a reconfigurable data processor for homogeneous subarrays |
US11409540B1 (en) | 2021-07-16 | 2022-08-09 | SambaNova Systems, Inc. | Routing circuits for defect repair for a reconfigurable data processor |
US11327771B1 (en) | 2021-07-16 | 2022-05-10 | SambaNova Systems, Inc. | Defect repair circuits for a reconfigurable data processor |
US11487694B1 (en) | 2021-12-17 | 2022-11-01 | SambaNova Systems, Inc. | Hot-plug events in a pool of reconfigurable data flow resources |
CN113986817B (zh) * | 2021-12-30 | 2022-03-18 | 中科声龙科技发展(北京)有限公司 | 运算芯片访问片内存储区域的方法和运算芯片 |
WO2024054233A1 (en) * | 2022-09-09 | 2024-03-14 | Nokia Solutions And Networks Oy | Configurable wavefront parallel processor |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5336950A (en) * | 1991-08-29 | 1994-08-09 | National Semiconductor Corporation | Configuration features in a configurable logic array |
US5430687A (en) * | 1994-04-01 | 1995-07-04 | Xilinx, Inc. | Programmable logic device including a parallel input device for loading memory cells |
EP0735685A2 (de) * | 1990-06-29 | 1996-10-02 | STMicroelectronics, Inc. | Programmierbare Leistungsreduzierschaltung für eine programmierbare logische Vorrichtung |
Family Cites Families (554)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US555434A (en) * | 1896-02-25 | Pegging-machine | ||
US2067477A (en) * | 1931-03-20 | 1937-01-12 | Allis Chalmers Mfg Co | Gearing |
GB971191A (en) * | 1962-05-28 | 1964-09-30 | Wolf Electric Tools Ltd | Improvements relating to electrically driven equipment |
US3564506A (en) * | 1968-01-17 | 1971-02-16 | Ibm | Instruction retry byte counter |
GB1253309A (en) | 1969-11-21 | 1971-11-10 | Marconi Co Ltd | Improvements in or relating to data processing arrangements |
DE2057312A1 (de) | 1970-11-21 | 1972-05-25 | Bhs Bayerische Berg | Planetenradgetriebe mit Lastdruckausgleich |
US5459846A (en) * | 1988-12-02 | 1995-10-17 | Hyatt; Gilbert P. | Computer architecture system having an imporved memory |
US3855577A (en) * | 1973-06-11 | 1974-12-17 | Texas Instruments Inc | Power saving circuit for calculator system |
US4233667A (en) * | 1978-10-23 | 1980-11-11 | International Business Machines Corporation | Demand powered programmable logic array |
JPS5858672A (ja) * | 1981-07-24 | 1983-04-07 | テキサス・インストルメンツ・インコ−ポレ−テツド | 再構成可能集積回路 |
US4442508A (en) | 1981-08-05 | 1984-04-10 | General Instrument Corporation | Storage cells for use in two conductor data column storage logic arrays |
US4498134A (en) * | 1982-01-26 | 1985-02-05 | Hughes Aircraft Company | Segregator functional plane for use in a modular array processor |
US4590583A (en) | 1982-07-16 | 1986-05-20 | At&T Bell Laboratories | Coin telephone measurement circuitry |
US4498172A (en) * | 1982-07-26 | 1985-02-05 | General Electric Company | System for polynomial division self-testing of digital networks |
US4667190A (en) | 1982-07-30 | 1987-05-19 | Honeywell Inc. | Two axis fast access memory |
JPS5936857A (ja) * | 1982-08-25 | 1984-02-29 | Nec Corp | プロセツサユニツト |
US4663706A (en) * | 1982-10-28 | 1987-05-05 | Tandem Computers Incorporated | Multiprocessor multisystem communications network |
US4739474A (en) * | 1983-03-10 | 1988-04-19 | Martin Marietta Corporation | Geometric-arithmetic parallel processor |
US4566102A (en) * | 1983-04-18 | 1986-01-21 | International Business Machines Corporation | Parallel-shift error reconfiguration |
US5123109A (en) * | 1983-05-31 | 1992-06-16 | Thinking Machines Corporation | Parallel processor including a processor array with plural data transfer arrangements including (1) a global router and (2) a proximate-neighbor transfer system |
US4571736A (en) | 1983-10-31 | 1986-02-18 | University Of Southwestern Louisiana | Digital communication system employing differential coding and sample robbing |
US4646300A (en) * | 1983-11-14 | 1987-02-24 | Tandem Computers Incorporated | Communications method |
USRE34363E (en) | 1984-03-12 | 1993-08-31 | Xilinx, Inc. | Configurable electrical circuit having configurable logic elements and configurable interconnects |
US4870302A (en) * | 1984-03-12 | 1989-09-26 | Xilinx, Inc. | Configurable electrical circuit having configurable logic elements and configurable interconnects |
JPS60198618A (ja) * | 1984-03-21 | 1985-10-08 | Oki Electric Ind Co Ltd | ダイナミツク論理回路 |
US4761755A (en) * | 1984-07-11 | 1988-08-02 | Prime Computer, Inc. | Data processing system and method having an improved arithmetic unit |
US4642487A (en) * | 1984-09-26 | 1987-02-10 | Xilinx, Inc. | Special interconnect for configurable logic array |
US4682284A (en) * | 1984-12-06 | 1987-07-21 | American Telephone & Telegraph Co., At&T Bell Lab. | Queue administration method and apparatus |
US4623997A (en) | 1984-12-13 | 1986-11-18 | United Technologies Corporation | Coherent interface with wraparound receive and transmit memories |
EP0190813B1 (de) | 1985-01-29 | 1991-09-18 | The Secretary of State for Defence in Her Britannic Majesty's Government of the United Kingdom of Great Britain and | Verarbeitungszelle für fehlertolerante Matrixanordnungen |
US4720778A (en) * | 1985-01-31 | 1988-01-19 | Hewlett Packard Company | Software debugging analyzer |
US5023775A (en) | 1985-02-14 | 1991-06-11 | Intel Corporation | Software programmable logic array utilizing "and" and "or" gates |
US5247689A (en) | 1985-02-25 | 1993-09-21 | Ewert Alfred P | Parallel digital processor including lateral transfer buses with interrupt switches to form bus interconnection segments |
US4706216A (en) | 1985-02-27 | 1987-11-10 | Xilinx, Inc. | Configurable logic element |
US5225719A (en) | 1985-03-29 | 1993-07-06 | Advanced Micro Devices, Inc. | Family of multiple segmented programmable logic blocks interconnected by a high speed centralized switch matrix |
US5015884A (en) | 1985-03-29 | 1991-05-14 | Advanced Micro Devices, Inc. | Multiple array high performance programmable logic device family |
US4972314A (en) | 1985-05-20 | 1990-11-20 | Hughes Aircraft Company | Data flow signal processor method and apparatus |
US4967340A (en) | 1985-06-12 | 1990-10-30 | E-Systems, Inc. | Adaptive processing system having an array of individually configurable processing components |
GB8517376D0 (en) | 1985-07-09 | 1985-08-14 | Jesshope C R | Processor array |
US4720780A (en) * | 1985-09-17 | 1988-01-19 | The Johns Hopkins University | Memory-linked wavefront array processor |
EP0221360B1 (de) | 1985-11-04 | 1992-12-30 | International Business Machines Corporation | Digitale Nachrichtenübertragungsnetzwerke und Aufbau von Übertragungswegen in diesen Netzwerken |
US4852048A (en) | 1985-12-12 | 1989-07-25 | Itt Corporation | Single instruction multiple data (SIMD) cellular array processing apparatus employing a common bus where a first number of bits manifest a first bus portion and a second number of bits manifest a second bus portion |
US5021947A (en) | 1986-03-31 | 1991-06-04 | Hughes Aircraft Company | Data-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and data processing |
US4882687A (en) | 1986-03-31 | 1989-11-21 | Schlumberger Technology Corporation | Pixel processor |
US5034914A (en) | 1986-05-15 | 1991-07-23 | Aquidneck Systems International, Inc. | Optical disk data storage method and apparatus with buffered interface |
GB8612396D0 (en) | 1986-05-21 | 1986-06-25 | Hewlett Packard Ltd | Chain-configured interface bus system |
US4791603A (en) | 1986-07-18 | 1988-12-13 | Honeywell Inc. | Dynamically reconfigurable array logic |
US4910665A (en) * | 1986-09-02 | 1990-03-20 | General Electric Company | Distributed processing system including reconfigurable elements |
US4860201A (en) | 1986-09-02 | 1989-08-22 | The Trustees Of Columbia University In The City Of New York | Binary tree parallel processor |
US5367208A (en) * | 1986-09-19 | 1994-11-22 | Actel Corporation | Reconfigurable programmable interconnect architecture |
US4884231A (en) | 1986-09-26 | 1989-11-28 | Performance Semiconductor Corporation | Microprocessor system with extended arithmetic logic unit |
GB2211638A (en) | 1987-10-27 | 1989-07-05 | Ibm | Simd array processor |
FR2606184B1 (fr) * | 1986-10-31 | 1991-11-29 | Thomson Csf | Dispositif de calcul reconfigurable |
US4918440A (en) * | 1986-11-07 | 1990-04-17 | Furtek Frederick C | Programmable logic cell and array |
US4811214A (en) * | 1986-11-14 | 1989-03-07 | Princeton University | Multinode reconfigurable pipeline computer |
US5226122A (en) | 1987-08-21 | 1993-07-06 | Compaq Computer Corp. | Programmable logic system for filtering commands to a microprocessor |
CA1299757C (en) | 1987-08-28 | 1992-04-28 | Brent Cameron Beardsley | Device initiated partial system quiescing |
US5115510A (en) * | 1987-10-20 | 1992-05-19 | Sharp Kabushiki Kaisha | Multistage data flow processor with instruction packet, fetch, storage transmission and address generation controlled by destination information |
US4918690A (en) | 1987-11-10 | 1990-04-17 | Echelon Systems Corp. | Network and intelligent cell for providing sensing, bidirectional communications and control |
US5113498A (en) | 1987-11-10 | 1992-05-12 | Echelon Corporation | Input/output section for an intelligent cell which provides sensing, bidirectional communications and control |
NL8800053A (nl) | 1988-01-11 | 1989-08-01 | Philips Nv | Videoprocessorsysteem, alsmede afbeeldingssysteem en beeldopslagsysteem, voorzien van een dergelijk videoprocessorsysteem. |
NL8800071A (nl) | 1988-01-13 | 1989-08-01 | Philips Nv | Dataprocessorsysteem en videoprocessorsysteem, voorzien van een dergelijk dataprocessorsysteem. |
USRE34444E (en) | 1988-01-13 | 1993-11-16 | Xilinx, Inc. | Programmable logic device |
ATE109910T1 (de) | 1988-01-20 | 1994-08-15 | Advanced Micro Devices Inc | Organisation eines integrierten cachespeichers zur flexiblen anwendung zur unterstützung von multiprozessor-operationen. |
US5303172A (en) | 1988-02-16 | 1994-04-12 | Array Microsystems | Pipelined combination and vector signal processor |
US4959781A (en) | 1988-05-16 | 1990-09-25 | Stardent Computer, Inc. | System for assigning interrupts to least busy processor that already loaded same class of interrupt routines |
JPH06101043B2 (ja) | 1988-06-30 | 1994-12-12 | 三菱電機株式会社 | マイクロコンピュータ |
US5287511A (en) | 1988-07-11 | 1994-02-15 | Star Semiconductor Corporation | Architectures and methods for dividing processing tasks into tasks for a programmable real time signal processor and tasks for a decision making microprocessor interfacing therewith |
JPH03500461A (ja) | 1988-07-22 | 1991-01-31 | アメリカ合衆国 | データ駆動式計算用のデータ流れ装置 |
US5010401A (en) | 1988-08-11 | 1991-04-23 | Mitsubishi Denki Kabushiki Kaisha | Picture coding and decoding apparatus using vector quantization |
US5204935A (en) | 1988-08-19 | 1993-04-20 | Fuji Xerox Co., Ltd. | Programmable fuzzy logic circuits |
US4901268A (en) | 1988-08-19 | 1990-02-13 | General Electric Company | Multiple function data processor |
US5353432A (en) | 1988-09-09 | 1994-10-04 | Compaq Computer Corporation | Interactive method for configuration of computer system and circuit boards with user specification of system resources and computer resolution of resource conflicts |
ATE98833T1 (de) * | 1988-09-22 | 1994-01-15 | Siemens Ag | Schaltungsanordnung fuer fernmeldevermittlungsanlagen, insbesondere pcmzeitmultiplex-fernsprechvermittlungsanlagen mit zentralkoppelfeld und angeschlossenen teilkoppelfeldern. |
EP0651343B1 (de) | 1988-10-05 | 2004-04-28 | Quickturn Design Systems, Inc. | Verfahren zur Verwendung einer elektronisch wiederkonfigurierbaren Gatterfeld-Logik und dadurch hergestelltes Gerät |
JP2930341B2 (ja) | 1988-10-07 | 1999-08-03 | マーチン・マリエッタ・コーポレーション | データ並列処理装置 |
US5014193A (en) | 1988-10-14 | 1991-05-07 | Compaq Computer Corporation | Dynamically configurable portable computer system |
JPH02130023A (ja) * | 1988-11-10 | 1990-05-18 | Fujitsu Ltd | マルチファンクション・プログラマブル・ロジック・デバイス |
US5136717A (en) | 1988-11-23 | 1992-08-04 | Flavors Technology Inc. | Realtime systolic, multiple-instruction, single-data parallel computer system |
US5041924A (en) | 1988-11-30 | 1991-08-20 | Quantum Corporation | Removable and transportable hard disk subsystem |
US5043879A (en) * | 1989-01-12 | 1991-08-27 | International Business Machines Corporation | PLA microcode controller |
US5081375A (en) | 1989-01-19 | 1992-01-14 | National Semiconductor Corp. | Method for operating a multiple page programmable logic device |
GB8906145D0 (en) | 1989-03-17 | 1989-05-04 | Algotronix Ltd | Configurable cellular array |
US5203005A (en) * | 1989-05-02 | 1993-04-13 | Horst Robert W | Cell structure for linear array wafer scale integration architecture with capability to open boundary i/o bus without neighbor acknowledgement |
US5237686A (en) | 1989-05-10 | 1993-08-17 | Mitsubishi Denki Kabushiki Kaisha | Multiprocessor type time varying image encoding system and image processor with memory bus control table for arbitration priority |
US5109503A (en) | 1989-05-22 | 1992-04-28 | Ge Fanuc Automation North America, Inc. | Apparatus with reconfigurable counter includes memory for storing plurality of counter configuration files which respectively define plurality of predetermined counters |
JP2584673B2 (ja) | 1989-06-09 | 1997-02-26 | 株式会社日立製作所 | テストデータ変更回路を有する論理回路テスト装置 |
CA2021192A1 (en) * | 1989-07-28 | 1991-01-29 | Malcolm A. Mumme | Simplified synchronous mesh processor |
US5343406A (en) | 1989-07-28 | 1994-08-30 | Xilinx, Inc. | Distributed memory architecture for a configurable logic array and method for using distributed memory |
US5489857A (en) | 1992-08-03 | 1996-02-06 | Advanced Micro Devices, Inc. | Flexible synchronous/asynchronous cell structure for a high density programmable logic device |
US5233539A (en) | 1989-08-15 | 1993-08-03 | Advanced Micro Devices, Inc. | Programmable gate array with improved interconnect structure, input/output structure and configurable logic block |
US5212652A (en) | 1989-08-15 | 1993-05-18 | Advanced Micro Devices, Inc. | Programmable gate array with improved interconnect structure |
US5128559A (en) | 1989-09-29 | 1992-07-07 | Sgs-Thomson Microelectronics, Inc. | Logic block for programmable logic devices |
JP2968289B2 (ja) | 1989-11-08 | 1999-10-25 | 株式会社リコー | 中央演算処理装置 |
GB8925721D0 (en) | 1989-11-14 | 1990-01-04 | Amt Holdings | Processor array system |
GB8925723D0 (en) * | 1989-11-14 | 1990-01-04 | Amt Holdings | Processor array system |
US5522083A (en) | 1989-11-17 | 1996-05-28 | Texas Instruments Incorporated | Reconfigurable multi-processor operating in SIMD mode with one processor fetching instructions for use by remaining processors |
US5212777A (en) | 1989-11-17 | 1993-05-18 | Texas Instruments Incorporated | Multi-processor reconfigurable in single instruction multiple data (SIMD) and multiple instruction multiple data (MIMD) modes and method of operation |
EP0428770B1 (de) * | 1989-11-21 | 1995-02-01 | Deutsche ITT Industries GmbH | Datengesteuerter Arrayprozessor |
US5099447A (en) | 1990-01-22 | 1992-03-24 | Alliant Computer Systems Corporation | Blocked matrix multiplication for computers with hierarchical memory |
US5125801A (en) | 1990-02-02 | 1992-06-30 | Isco, Inc. | Pumping system |
US5142469A (en) | 1990-03-29 | 1992-08-25 | Ge Fanuc Automation North America, Inc. | Method for converting a programmable logic controller hardware configuration and corresponding control program for use on a first programmable logic controller to use on a second programmable logic controller |
US5555201A (en) | 1990-04-06 | 1996-09-10 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information |
EP0463721A3 (en) * | 1990-04-30 | 1993-06-16 | Gennum Corporation | Digital signal processing device |
WO1991017507A1 (en) | 1990-05-07 | 1991-11-14 | Mitsubishi Denki Kabushiki Kaisha | Parallel data processing system |
US5198705A (en) | 1990-05-11 | 1993-03-30 | Actel Corporation | Logic module with configurable combinational and sequential blocks |
US5483620A (en) | 1990-05-22 | 1996-01-09 | International Business Machines Corp. | Learning machine synapse processor system apparatus |
US5193202A (en) * | 1990-05-29 | 1993-03-09 | Wavetracer, Inc. | Processor array with relocated operand physical address generator capable of data transfer to distant physical processor for each virtual processor while simulating dimensionally larger array processor |
SE9002558D0 (sv) | 1990-08-02 | 1990-08-02 | Carlstedt Elektronik Ab | Processor |
US5274593A (en) | 1990-09-28 | 1993-12-28 | Intergraph Corporation | High speed redundant rows and columns for semiconductor memories |
US5144166A (en) | 1990-11-02 | 1992-09-01 | Concurrent Logic, Inc. | Programmable logic cell and array |
US5590345A (en) * | 1990-11-13 | 1996-12-31 | International Business Machines Corporation | Advanced parallel array processor(APAP) |
US5734921A (en) * | 1990-11-13 | 1998-03-31 | International Business Machines Corporation | Advanced parallel array processor computer package |
US5752067A (en) | 1990-11-13 | 1998-05-12 | International Business Machines Corporation | Fully scalable parallel processing system having asynchronous SIMD processing |
US5765011A (en) * | 1990-11-13 | 1998-06-09 | International Business Machines Corporation | Parallel processing system having a synchronous SIMD processing with processing elements emulating SIMD operation using individual instruction streams |
ATE180586T1 (de) * | 1990-11-13 | 1999-06-15 | Ibm | Paralleles assoziativprozessor-system |
US5625836A (en) | 1990-11-13 | 1997-04-29 | International Business Machines Corporation | SIMD/MIMD processing memory element (PME) |
US5588152A (en) | 1990-11-13 | 1996-12-24 | International Business Machines Corporation | Advanced parallel processor including advanced support hardware |
US5617577A (en) | 1990-11-13 | 1997-04-01 | International Business Machines Corporation | Advanced parallel array processor I/O connection |
US5794059A (en) | 1990-11-13 | 1998-08-11 | International Business Machines Corporation | N-dimensional modified hypercube |
CA2051222C (en) * | 1990-11-30 | 1998-05-05 | Pradeep S. Sindhu | Consistent packet switched memory bus for shared memory multiprocessors |
US5613128A (en) | 1990-12-21 | 1997-03-18 | Intel Corporation | Programmable multi-processor interrupt controller system with a processor integrated local interrupt controller |
US5276836A (en) * | 1991-01-10 | 1994-01-04 | Hitachi, Ltd. | Data processing device with common memory connecting mechanism |
US5301284A (en) * | 1991-01-16 | 1994-04-05 | Walker-Estes Corporation | Mixed-resolution, N-dimensional object space method and apparatus |
US5301344A (en) | 1991-01-29 | 1994-04-05 | Analogic Corporation | Multibus sequential processor to perform in parallel a plurality of reconfigurable logic operations on a plurality of data sets |
JP2867717B2 (ja) * | 1991-02-01 | 1999-03-10 | 日本電気株式会社 | マイクロコンピュータ |
US5212716A (en) | 1991-02-05 | 1993-05-18 | International Business Machines Corporation | Data edge phase sorting circuits |
US5218302A (en) | 1991-02-06 | 1993-06-08 | Sun Electric Corporation | Interface for coupling an analyzer to a distributorless ignition system |
EP0642094B1 (de) | 1991-02-22 | 1998-09-02 | Siemens Aktiengesellschaft | Programmierverfahren für einen Logikbaustein |
JPH04290155A (ja) | 1991-03-19 | 1992-10-14 | Fujitsu Ltd | 並列データ処理方式 |
JPH04293151A (ja) | 1991-03-20 | 1992-10-16 | Fujitsu Ltd | 並列データ処理方式 |
US5617547A (en) | 1991-03-29 | 1997-04-01 | International Business Machines Corporation | Switch network extension of bus architecture |
KR0125623B1 (ko) | 1991-04-09 | 1998-07-01 | 세끼자와 다다시 | 데이타 프로세서 및 데이타 처리방법 |
JPH04328657A (ja) * | 1991-04-30 | 1992-11-17 | Toshiba Corp | キャッシュメモリ |
WO1992020850A1 (en) | 1991-05-14 | 1992-11-26 | Idemitsu Kosan Co., Ltd. | Nonwoven fabric and method of manufacturing said fabric |
US5551033A (en) * | 1991-05-17 | 1996-08-27 | Zenith Data Systems Corporation | Apparatus for maintaining one interrupt mask register in conformity with another in a manner invisible to an executing program |
CA2109799A1 (en) | 1991-05-24 | 1992-12-10 | Daniel Mark Nosenchuck | Optimizing compiler for computers |
US5659797A (en) | 1991-06-24 | 1997-08-19 | U.S. Philips Corporation | Sparc RISC based computer system including a single chip processor with memory management and DMA units coupled to a DRAM interface |
JP3259969B2 (ja) | 1991-07-09 | 2002-02-25 | 株式会社東芝 | キャッシュメモリ制御装置 |
US5347639A (en) | 1991-07-15 | 1994-09-13 | International Business Machines Corporation | Self-parallelizing computer system and method |
US5581731A (en) | 1991-08-30 | 1996-12-03 | King; Edward C. | Method and apparatus for managing video data for faster access by selectively caching video data |
US5260610A (en) | 1991-09-03 | 1993-11-09 | Altera Corporation | Programmable logic element interconnections for programmable logic array integrated circuits |
US5633830A (en) | 1995-11-08 | 1997-05-27 | Altera Corporation | Random access memory block circuitry for programmable logic array integrated circuit devices |
US5550782A (en) | 1991-09-03 | 1996-08-27 | Altera Corporation | Programmable logic array integrated circuits |
FR2681791B1 (fr) * | 1991-09-27 | 1994-05-06 | Salomon Sa | Dispositif d'amortissement des vibrations pour club de golf. |
US5329178A (en) * | 1991-11-27 | 1994-07-12 | North American Philips Corporation | Integrated circuit device with user-programmable conditional power-down means |
CA2073516A1 (en) | 1991-11-27 | 1993-05-28 | Peter Michael Kogge | Dynamic multi-mode parallel processor array architecture computer system |
WO1993011503A1 (en) | 1991-12-06 | 1993-06-10 | Norman Richard S | Massively-parallel direct output processor array |
US5208491A (en) | 1992-01-07 | 1993-05-04 | Washington Research Foundation | Field programmable gate array |
FR2686175B1 (fr) | 1992-01-14 | 1996-12-20 | Andre Thepaut | Systeme de traitement de donnees multiprocesseur. |
US5412795A (en) | 1992-02-25 | 1995-05-02 | Micral, Inc. | State machine having a variable timing mechanism for varying the duration of logical output states of the state machine based on variation in the clock frequency |
JP2791243B2 (ja) | 1992-03-13 | 1998-08-27 | 株式会社東芝 | 階層間同期化システムおよびこれを用いた大規模集積回路 |
US5452401A (en) * | 1992-03-31 | 1995-09-19 | Seiko Epson Corporation | Selective power-down for high performance CPU/system |
JP2647327B2 (ja) | 1992-04-06 | 1997-08-27 | インターナショナル・ビジネス・マシーンズ・コーポレイション | 大規模並列コンピューティング・システム装置 |
US5493663A (en) * | 1992-04-22 | 1996-02-20 | International Business Machines Corporation | Method and apparatus for predetermining pages for swapping from physical memory in accordance with the number of accesses |
US5258668A (en) * | 1992-05-08 | 1993-11-02 | Altera Corporation | Programmable logic array integrated circuits with cascade connections between logic modules |
US5611049A (en) * | 1992-06-03 | 1997-03-11 | Pitts; William M. | System for accessing distributed data cache channel at each network node to pass requests and data |
JP3737104B2 (ja) | 1992-06-04 | 2006-01-18 | ジリンクス,インコーポレーテッド | プログラム可能な集積回路デバイスにユーザ回路を配置するタイミング駆動式の方法 |
DE4221278C2 (de) | 1992-06-29 | 1996-02-29 | Martin Vorbach | Busgekoppeltes Mehrrechnersystem |
US5475803A (en) | 1992-07-10 | 1995-12-12 | Lsi Logic Corporation | Method for 2-D affine transformation of images |
JP3032382B2 (ja) | 1992-07-13 | 2000-04-17 | シャープ株式会社 | デジタル信号のサンプリング周波数変換装置 |
US5386154A (en) | 1992-07-23 | 1995-01-31 | Xilinx, Inc. | Compact logic cell for field programmable gate array chip |
US5365125A (en) | 1992-07-23 | 1994-11-15 | Xilinx, Inc. | Logic cell for field programmable gate array having optional internal feedback and optional cascade |
US5590348A (en) | 1992-07-28 | 1996-12-31 | International Business Machines Corporation | Status predictor for combined shifter-rotate/merge unit |
US5802290A (en) | 1992-07-29 | 1998-09-01 | Virtual Computer Corporation | Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed |
US5581778A (en) * | 1992-08-05 | 1996-12-03 | David Sarnoff Researach Center | Advanced massively parallel computer using a field of the instruction to selectively enable the profiling counter to increase its value in response to the system clock |
EP0586189B1 (de) | 1992-09-03 | 2000-06-28 | Sony Corporation | Datenaufzeichnungsgerät und -verfahren |
US5572710A (en) | 1992-09-11 | 1996-11-05 | Kabushiki Kaisha Toshiba | High speed logic simulation system using time division emulation suitable for large scale logic circuits |
US5425036A (en) * | 1992-09-18 | 1995-06-13 | Quickturn Design Systems, Inc. | Method and apparatus for debugging reconfigurable emulation systems |
JPH06180653A (ja) * | 1992-10-02 | 1994-06-28 | Hudson Soft Co Ltd | 割り込み処理方法および装置 |
GB9223226D0 (en) | 1992-11-05 | 1992-12-16 | Algotronix Ltd | Improved configurable cellular array (cal ii) |
US5857109A (en) | 1992-11-05 | 1999-01-05 | Giga Operations Corporation | Programmable logic device for real time video processing |
US5497498A (en) | 1992-11-05 | 1996-03-05 | Giga Operations Corporation | Video processing module using a second programmable logic device which reconfigures a first programmable logic device for data transformation |
US5392437A (en) * | 1992-11-06 | 1995-02-21 | Intel Corporation | Method and apparatus for independently stopping and restarting functional units |
US5361373A (en) | 1992-12-11 | 1994-11-01 | Gilson Kent L | Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfigurable instruction execution means and method therefor |
US5311079A (en) * | 1992-12-17 | 1994-05-10 | Ditlow Gary S | Low power, high performance PLA |
US5428526A (en) * | 1993-02-03 | 1995-06-27 | Flood; Mark A. | Programmable controller with time periodic communication |
US5386518A (en) | 1993-02-12 | 1995-01-31 | Hughes Aircraft Company | Reconfigurable computer interface and method |
GB9303084D0 (en) | 1993-02-16 | 1993-03-31 | Inmos Ltd | Programmable logic circuit |
JPH06276086A (ja) | 1993-03-18 | 1994-09-30 | Fuji Xerox Co Ltd | フィールドプログラマブルゲートアレイ |
US5548773A (en) | 1993-03-30 | 1996-08-20 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Digital parallel processor array for optimum path planning |
US5596742A (en) | 1993-04-02 | 1997-01-21 | Massachusetts Institute Of Technology | Virtual interconnections for reconfigurable logic systems |
US5418953A (en) | 1993-04-12 | 1995-05-23 | Loral/Rohm Mil-Spec Corp. | Method for automated deployment of a software program onto a multi-processor architecture |
US5473266A (en) | 1993-04-19 | 1995-12-05 | Altera Corporation | Programmable logic device having fast programmable logic array blocks and a central global interconnect array |
WO1994025917A1 (en) * | 1993-04-26 | 1994-11-10 | Comdisco Systems, Inc. | Method for scheduling synchronous data flow graphs |
US5497107A (en) * | 1993-05-13 | 1996-03-05 | Texas Instruments Incorporated | Multiple, selectable PLAS having shared inputs and outputs |
DE4416881C2 (de) * | 1993-05-13 | 1998-03-19 | Pact Inf Tech Gmbh | Verfahren zum Betrieb einer Datenverarbeitungseinrichtung |
US5349193A (en) | 1993-05-20 | 1994-09-20 | Princeton Gamma Tech, Inc. | Highly sensitive nuclear spectrometer apparatus and method |
IT1260848B (it) | 1993-06-11 | 1996-04-23 | Finmeccanica Spa | Sistema a multiprocessore |
US5444394A (en) | 1993-07-08 | 1995-08-22 | Altera Corporation | PLD with selective inputs from local and global conductors |
JPH0736858A (ja) | 1993-07-21 | 1995-02-07 | Hitachi Ltd | 信号処理プロセッサ |
EP0665998A4 (de) * | 1993-08-03 | 1996-06-12 | Xilinx Inc | Fpga-schaltkreis mit mikroprozessor. |
CA2129882A1 (en) | 1993-08-12 | 1995-02-13 | Soheil Shams | Dynamically reconfigurable interprocessor communication network for simd multiprocessors and apparatus implementing same |
US5457644A (en) | 1993-08-20 | 1995-10-10 | Actel Corporation | Field programmable digital signal processing array integrated circuit |
GB2282244B (en) | 1993-09-23 | 1998-01-14 | Advanced Risc Mach Ltd | Integrated circuit |
US5440538A (en) | 1993-09-23 | 1995-08-08 | Massachusetts Institute Of Technology | Communication system with redundant links and data bit time multiplexing |
US6219688B1 (en) | 1993-11-30 | 2001-04-17 | Texas Instruments Incorporated | Method, apparatus and system for sum of plural absolute differences |
US5455525A (en) | 1993-12-06 | 1995-10-03 | Intelligent Logic Systems, Inc. | Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array |
US5535406A (en) | 1993-12-29 | 1996-07-09 | Kolchinsky; Alexander | Virtual processor module including a reconfigurable programmable matrix |
US5680583A (en) | 1994-02-16 | 1997-10-21 | Arkos Design, Inc. | Method and apparatus for a trace buffer in an emulation system |
DE69519426T2 (de) | 1994-03-22 | 2001-06-21 | Hyperchip Inc | Zellenbasierte fehlertolerante Architektur mit vorteilhafter Verwendung der nicht-zugeteilten redundanten Zellen |
US5561738A (en) | 1994-03-25 | 1996-10-01 | Motorola, Inc. | Data processor for executing a fuzzy logic operation and method therefor |
US5504439A (en) | 1994-04-01 | 1996-04-02 | Xilinx, Inc. | I/O interface cell for use with optional pad |
US5761484A (en) | 1994-04-01 | 1998-06-02 | Massachusetts Institute Of Technology | Virtual interconnections for reconfigurable logic systems |
US5781756A (en) | 1994-04-01 | 1998-07-14 | Xilinx, Inc. | Programmable logic device with partially configurable memory cells and a method for configuration |
US5896551A (en) * | 1994-04-15 | 1999-04-20 | Micron Technology, Inc. | Initializing and reprogramming circuitry for state independent memory array burst operations control |
US5426378A (en) | 1994-04-20 | 1995-06-20 | Xilinx, Inc. | Programmable logic device which stores more than one configuration and means for switching configurations |
US5677909A (en) * | 1994-05-11 | 1997-10-14 | Spectrix Corporation | Apparatus for exchanging data between a central station and a plurality of wireless remote stations on a time divided commnication channel |
JP2671804B2 (ja) | 1994-05-27 | 1997-11-05 | 日本電気株式会社 | 階層型資源管理方法 |
US5532693A (en) | 1994-06-13 | 1996-07-02 | Advanced Hardware Architectures | Adaptive data compression system with systolic string matching logic |
EP0690378A1 (de) | 1994-06-30 | 1996-01-03 | Tandem Computers Incorporated | Werkzeug und Verfahren zur Fehlerdiagnose und -korrektur in einem Rechnerprogramm |
JP3308770B2 (ja) | 1994-07-22 | 2002-07-29 | 三菱電機株式会社 | 情報処理装置および情報処理装置における計算方法 |
US5600845A (en) * | 1994-07-27 | 1997-02-04 | Metalithic Systems Incorporated | Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfigurable instruction execution means and method therefor |
JP3365581B2 (ja) * | 1994-07-29 | 2003-01-14 | 富士通株式会社 | 自己修復機能付き情報処理装置 |
US5574930A (en) | 1994-08-12 | 1996-11-12 | University Of Hawaii | Computer system and method using functional memory |
US5513366A (en) | 1994-09-28 | 1996-04-30 | International Business Machines Corporation | Method and system for dynamically reconfiguring a register file in a vector processor |
US5619720A (en) | 1994-10-04 | 1997-04-08 | Analog Devices, Inc. | Digital signal processor having link ports for point-to-point communication |
US5450022A (en) | 1994-10-07 | 1995-09-12 | Xilinx Inc. | Structure and method for configuration of a field programmable gate array |
EP0707269A1 (de) | 1994-10-11 | 1996-04-17 | International Business Machines Corporation | Cachespeicherkohärenznetzwerk für Multiprozessor-Datenverarbeitungssystem |
US5530946A (en) * | 1994-10-28 | 1996-06-25 | Dell Usa, L.P. | Processor failure detection and recovery circuit in a dual processor computer system and method of operation thereof |
US5815726A (en) | 1994-11-04 | 1998-09-29 | Altera Corporation | Coarse-grained look-up table architecture |
JPH08137824A (ja) | 1994-11-15 | 1996-05-31 | Mitsubishi Semiconductor Software Kk | セルフテスト機能内蔵シングルチップマイコン |
EP0721157A1 (de) * | 1994-12-12 | 1996-07-10 | Advanced Micro Devices, Inc. | Mikroprozessor mit auswählbarer Taktfrequenz |
US5537580A (en) | 1994-12-21 | 1996-07-16 | Vlsi Technology, Inc. | Integrated circuit fabrication using state machine extraction from behavioral hardware description language |
US6128720A (en) | 1994-12-29 | 2000-10-03 | International Business Machines Corporation | Distributed processing array with component processors performing customized interpretation of instructions |
US5682491A (en) | 1994-12-29 | 1997-10-28 | International Business Machines Corporation | Selective processing and routing of results among processors controlled by decoding instructions using mask value derived from instruction tag and processor identifier |
US5581199A (en) * | 1995-01-04 | 1996-12-03 | Xilinx, Inc. | Interconnect architecture for field programmable gate array using variable length conductors |
US5778237A (en) * | 1995-01-10 | 1998-07-07 | Hitachi, Ltd. | Data processor and single-chip microcomputer with changing clock frequency and operating voltage |
US5696791A (en) | 1995-01-17 | 1997-12-09 | Vtech Industries, Inc. | Apparatus and method for decoding a sequence of digitally encoded data |
US5680597A (en) * | 1995-01-26 | 1997-10-21 | International Business Machines Corporation | System with flexible local control for modifying same instruction partially in different processor of a SIMD computer system to execute dissimilar sequences of instructions |
US5493239A (en) | 1995-01-31 | 1996-02-20 | Motorola, Inc. | Circuit and method of configuring a field programmable gate array |
US5532957A (en) | 1995-01-31 | 1996-07-02 | Texas Instruments Incorporated | Field reconfigurable logic/memory array |
US5659785A (en) | 1995-02-10 | 1997-08-19 | International Business Machines Corporation | Array processor communication architecture with broadcast processor instructions |
US5742180A (en) | 1995-02-10 | 1998-04-21 | Massachusetts Institute Of Technology | Dynamically programmable gate array with multiple contexts |
US6052773A (en) | 1995-02-10 | 2000-04-18 | Massachusetts Institute Of Technology | DPGA-coupled microprocessors |
US5537057A (en) | 1995-02-14 | 1996-07-16 | Altera Corporation | Programmable logic array device with grouped logic regions and three types of conductors |
EP0809825A1 (de) * | 1995-02-14 | 1997-12-03 | Vlsi Technology, Inc. | Verfahren und vorrichtung zur reduzierung des leistungsverbrauches in digitalen elektronischen schaltungen |
US5892961A (en) | 1995-02-17 | 1999-04-06 | Xilinx, Inc. | Field programmable gate array having programming instructions in the configuration bitstream |
EP0727750B1 (de) * | 1995-02-17 | 2004-05-12 | Kabushiki Kaisha Toshiba | Server für kontinuierliche Daten und Datentransferschema für mehrfache gleichzeitige Datenzugriffe |
US5675743A (en) | 1995-02-22 | 1997-10-07 | Callisto Media Systems Inc. | Multi-media server |
JP3351452B2 (ja) * | 1995-03-08 | 2002-11-25 | 日本電信電話株式会社 | プログラマブルゲートアレイ |
US5757207A (en) | 1995-03-22 | 1998-05-26 | Altera Corporation | Programmable logic array integrated circuit incorporating a first-in first-out memory |
US5570040A (en) | 1995-03-22 | 1996-10-29 | Altera Corporation | Programmable logic array integrated circuit incorporating a first-in first-out memory |
US5752035A (en) | 1995-04-05 | 1998-05-12 | Xilinx, Inc. | Method for compiling and executing programs for reprogrammable instruction set accelerator |
US5748979A (en) | 1995-04-05 | 1998-05-05 | Xilinx Inc | Reprogrammable instruction set accelerator using a plurality of programmable execution units and an instruction page table |
JP3313007B2 (ja) * | 1995-04-14 | 2002-08-12 | 三菱電機株式会社 | マイクロコンピュータ |
US6077315A (en) | 1995-04-17 | 2000-06-20 | Ricoh Company Ltd. | Compiling system and method for partially reconfigurable computing |
US5933642A (en) | 1995-04-17 | 1999-08-03 | Ricoh Corporation | Compiling system and method for reconfigurable computing |
US5794062A (en) * | 1995-04-17 | 1998-08-11 | Ricoh Company Ltd. | System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware organization |
WO1996034346A1 (en) * | 1995-04-28 | 1996-10-31 | Xilinx, Inc. | Microprocessor with distributed registers accessible by programmable logic device |
GB9508931D0 (en) | 1995-05-02 | 1995-06-21 | Xilinx Inc | Programmable switch for FPGA input/output signals |
US5600597A (en) | 1995-05-02 | 1997-02-04 | Xilinx, Inc. | Register protection structure for FPGA |
US5701091A (en) | 1995-05-02 | 1997-12-23 | Xilinx, Inc. | Routing resources for hierarchical FPGA |
US5541530A (en) | 1995-05-17 | 1996-07-30 | Altera Corporation | Programmable logic array integrated circuits with blocks of logic regions grouped into super-blocks |
US5649179A (en) * | 1995-05-19 | 1997-07-15 | Motorola, Inc. | Dynamic instruction allocation for a SIMD processor |
US5821774A (en) | 1995-05-26 | 1998-10-13 | Xilinx, Inc. | Structure and method for arithmetic function implementation in an EPLD having high speed product term allocation structure |
JPH08328941A (ja) | 1995-05-31 | 1996-12-13 | Nec Corp | メモリアクセス制御回路 |
JP3677315B2 (ja) | 1995-06-01 | 2005-07-27 | シャープ株式会社 | データ駆動型情報処理装置 |
US5671432A (en) | 1995-06-02 | 1997-09-23 | International Business Machines Corporation | Programmable array I/O-routing resource |
US5652529A (en) | 1995-06-02 | 1997-07-29 | International Business Machines Corporation | Programmable array clock/reset resource |
US5815715A (en) | 1995-06-05 | 1998-09-29 | Motorola, Inc. | Method for designing a product having hardware and software components and product therefor |
US5646544A (en) | 1995-06-05 | 1997-07-08 | International Business Machines Corporation | System and method for dynamically reconfiguring a programmable gate array |
US5889982A (en) * | 1995-07-01 | 1999-03-30 | Intel Corporation | Method and apparatus for generating event handler vectors based on both operating mode and event type |
US5559450A (en) | 1995-07-27 | 1996-09-24 | Lucent Technologies Inc. | Field programmable gate array with multi-port RAM |
US5978583A (en) | 1995-08-07 | 1999-11-02 | International Business Machines Corp. | Method for resource control in parallel environments using program organization and run-time support |
US5649176A (en) * | 1995-08-10 | 1997-07-15 | Virtual Machine Works, Inc. | Transition analysis and circuit resynthesis method and device for digital circuit modeling |
US5996083A (en) * | 1995-08-11 | 1999-11-30 | Hewlett-Packard Company | Microprocessor having software controllable power consumption |
GB2304438A (en) | 1995-08-17 | 1997-03-19 | Kenneth Austin | Re-configurable application specific device |
US5784313A (en) | 1995-08-18 | 1998-07-21 | Xilinx, Inc. | Programmable logic device including configuration data or user data memory slices |
US5778439A (en) | 1995-08-18 | 1998-07-07 | Xilinx, Inc. | Programmable logic device with hierarchical confiquration and state storage |
US5646545A (en) | 1995-08-18 | 1997-07-08 | Xilinx, Inc. | Time multiplexed programmable logic device |
US5583450A (en) | 1995-08-18 | 1996-12-10 | Xilinx, Inc. | Sequencer for a time multiplexed programmable logic device |
US5737565A (en) | 1995-08-24 | 1998-04-07 | International Business Machines Corporation | System and method for diallocating stream from a stream buffer |
US5737516A (en) * | 1995-08-30 | 1998-04-07 | Motorola, Inc. | Data processing system for performing a debug function and method therefor |
US5734869A (en) | 1995-09-06 | 1998-03-31 | Chen; Duan-Ping | High speed logic circuit simulator |
US6430309B1 (en) | 1995-09-15 | 2002-08-06 | Monogen, Inc. | Specimen preview and inspection system |
US5652894A (en) * | 1995-09-29 | 1997-07-29 | Intel Corporation | Method and apparatus for providing power saving modes to a pipelined processor |
US5745734A (en) | 1995-09-29 | 1998-04-28 | International Business Machines Corporation | Method and system for programming a gate array using a compressed configuration bit stream |
US5754827A (en) * | 1995-10-13 | 1998-05-19 | Mentor Graphics Corporation | Method and apparatus for performing fully visible tracing of an emulation |
US5815004A (en) | 1995-10-16 | 1998-09-29 | Xilinx, Inc. | Multi-buffered configurable logic block output lines in a field programmable gate array |
US5642058A (en) | 1995-10-16 | 1997-06-24 | Xilinx , Inc. | Periphery input/output interconnect structure |
US5608342A (en) | 1995-10-23 | 1997-03-04 | Xilinx, Inc. | Hierarchical programming of electrically configurable integrated circuits |
US5675262A (en) | 1995-10-26 | 1997-10-07 | Xilinx, Inc. | Fast carry-out scheme in a field programmable gate array |
US5656950A (en) | 1995-10-26 | 1997-08-12 | Xilinx, Inc. | Interconnect lines including tri-directional buffer circuits |
US5943242A (en) | 1995-11-17 | 1999-08-24 | Pact Gmbh | Dynamically reconfigurable data processing system |
US5732209A (en) * | 1995-11-29 | 1998-03-24 | Exponential Technology, Inc. | Self-testing multi-processor die with internal compare points |
US5773994A (en) * | 1995-12-15 | 1998-06-30 | Cypress Semiconductor Corp. | Method and apparatus for implementing an internal tri-state bus within a programmable logic circuit |
JPH09231788A (ja) * | 1995-12-19 | 1997-09-05 | Fujitsu Ltd | シフトレジスタ及びプログラマブル論理回路並びにプログラマブル論理回路システム |
US7266725B2 (en) * | 2001-09-03 | 2007-09-04 | Pact Xpp Technologies Ag | Method for debugging reconfigurable architectures |
US5804986A (en) | 1995-12-29 | 1998-09-08 | Cypress Semiconductor Corp. | Memory in a programmable logic device |
JP3247043B2 (ja) | 1996-01-12 | 2002-01-15 | 株式会社日立製作所 | 内部信号で障害検出を行う情報処理システムおよび論理lsi |
JP2795244B2 (ja) | 1996-01-17 | 1998-09-10 | 日本電気株式会社 | プログラムデバッグシステム |
US5760602A (en) * | 1996-01-17 | 1998-06-02 | Hewlett-Packard Company | Time multiplexing a plurality of configuration settings of a programmable switch element in a FPGA |
US5854918A (en) | 1996-01-24 | 1998-12-29 | Ricoh Company Ltd. | Apparatus and method for self-timed algorithmic execution |
US5635851A (en) | 1996-02-02 | 1997-06-03 | Xilinx, Inc. | Read and writable data bus particularly for programmable logic devices |
US5936424A (en) | 1996-02-02 | 1999-08-10 | Xilinx, Inc. | High speed bus with tree structure for selecting bus driver |
US5754459A (en) | 1996-02-08 | 1998-05-19 | Xilinx, Inc. | Multiplier circuit design for a programmable logic device |
KR0165515B1 (ko) | 1996-02-17 | 1999-01-15 | 김광호 | 그래픽 데이터의 선입선출기 및 선입선출 방법 |
GB9604496D0 (en) | 1996-03-01 | 1996-05-01 | Xilinx Inc | Embedded memory for field programmable gate array |
US6020758A (en) * | 1996-03-11 | 2000-02-01 | Altera Corporation | Partially reconfigurable programmable logic device |
US5841973A (en) | 1996-03-13 | 1998-11-24 | Cray Research, Inc. | Messaging in distributed memory multiprocessing system having shell circuitry for atomic control of message storage queue's tail pointer structure in local memory |
US5698338A (en) | 1996-03-15 | 1997-12-16 | Valence Technology, Inc. | Solid secondary lithium cell based on Lix Niy Co1-y VO4< or=x< or=1.1 and 0<y<1 cathode material |
US6279077B1 (en) | 1996-03-22 | 2001-08-21 | Texas Instruments Incorporated | Bus interface buffer control in a microprocessor |
US6311265B1 (en) | 1996-03-25 | 2001-10-30 | Torrent Systems, Inc. | Apparatuses and methods for programming parallel computers |
US6154049A (en) | 1998-03-27 | 2000-11-28 | Xilinx, Inc. | Multiplier fabric for use in field programmable gate arrays |
US5956518A (en) | 1996-04-11 | 1999-09-21 | Massachusetts Institute Of Technology | Intermediate-grain reconfigurable processing device |
US5687325A (en) | 1996-04-19 | 1997-11-11 | Chang; Web | Application specific field programmable gate array |
US6173434B1 (en) * | 1996-04-22 | 2001-01-09 | Brigham Young University | Dynamically-configurable digital processor using method for relocating logic array modules |
US5960200A (en) | 1996-05-03 | 1999-09-28 | I-Cube | System to transition an enterprise to a distributed infrastructure |
US5894565A (en) | 1996-05-20 | 1999-04-13 | Atmel Corporation | Field programmable gate array with distributed RAM and increased cell utilization |
US5784636A (en) * | 1996-05-28 | 1998-07-21 | National Semiconductor Corporation | Reconfigurable computer architecture for use in signal processing applications |
WO1997049042A1 (en) * | 1996-06-21 | 1997-12-24 | Organic Systems, Inc. | Dynamically reconfigurable hardware system for real-time control of processes |
US5892370A (en) * | 1996-06-21 | 1999-04-06 | Quicklogic Corporation | Clock network for field programmable gate array |
US6785826B1 (en) * | 1996-07-17 | 2004-08-31 | International Business Machines Corporation | Self power audit and control circuitry for microprocessor functional units |
US6023742A (en) * | 1996-07-18 | 2000-02-08 | University Of Washington | Reconfigurable computing architecture for providing pipelined data paths |
US6023564A (en) * | 1996-07-19 | 2000-02-08 | Xilinx, Inc. | Data processing system using a flash reconfigurable logic device as a dynamic execution unit for a sequence of instructions |
KR100280285B1 (ko) | 1996-08-19 | 2001-02-01 | 윤종용 | 멀티미디어 신호에 적합한 멀티미디어 프로세서 |
US5838165A (en) | 1996-08-21 | 1998-11-17 | Chatter; Mukesh | High performance self modifying on-the-fly alterable logic FPGA, architecture and method |
US5933023A (en) | 1996-09-03 | 1999-08-03 | Xilinx, Inc. | FPGA architecture having RAM blocks with programmable word length and width and dedicated address and data lines |
US6624658B2 (en) | 1999-02-04 | 2003-09-23 | Advantage Logic, Inc. | Method and apparatus for universal program controlled bus architecture |
US5859544A (en) * | 1996-09-05 | 1999-01-12 | Altera Corporation | Dynamic configurable elements for programmable logic devices |
US6049866A (en) | 1996-09-06 | 2000-04-11 | Silicon Graphics, Inc. | Method and system for an efficient user mode cache manipulation using a simulated instruction |
US5828858A (en) | 1996-09-16 | 1998-10-27 | Virginia Tech Intellectual Properties, Inc. | Worm-hole run-time reconfigurable processor field programmable gate array (FPGA) |
US6178494B1 (en) | 1996-09-23 | 2001-01-23 | Virtual Computer Corporation | Modular, hybrid processor and method for producing a modular, hybrid processor |
US5694602A (en) | 1996-10-01 | 1997-12-02 | The United States Of America As Represented By The Secretary Of The Air Force | Weighted system and method for spatial allocation of a parallel load |
SG125044A1 (en) | 1996-10-14 | 2006-09-29 | Mitsubishi Gas Chemical Co | Oxygen absorption composition |
US5901279A (en) * | 1996-10-18 | 1999-05-04 | Hughes Electronics Corporation | Connection of spares between multiple programmable devices |
US5892962A (en) * | 1996-11-12 | 1999-04-06 | Lucent Technologies Inc. | FPGA-based processor |
US5844422A (en) | 1996-11-13 | 1998-12-01 | Xilinx, Inc. | State saving and restoration in reprogrammable FPGAs |
US5860119A (en) | 1996-11-25 | 1999-01-12 | Vlsi Technology, Inc. | Data-packet fifo buffer system with end-of-packet flags |
US6005410A (en) | 1996-12-05 | 1999-12-21 | International Business Machines Corporation | Interconnect structure between heterogeneous core regions in a programmable array |
DE19651075A1 (de) | 1996-12-09 | 1998-06-10 | Pact Inf Tech Gmbh | Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen |
DE19654593A1 (de) * | 1996-12-20 | 1998-07-02 | Pact Inf Tech Gmbh | Umkonfigurierungs-Verfahren für programmierbare Bausteine zur Laufzeit |
US6338106B1 (en) * | 1996-12-20 | 2002-01-08 | Pact Gmbh | I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures |
DE19654595A1 (de) | 1996-12-20 | 1998-07-02 | Pact Inf Tech Gmbh | I0- und Speicherbussystem für DFPs sowie Bausteinen mit zwei- oder mehrdimensionaler programmierbaren Zellstrukturen |
JP3961028B2 (ja) | 1996-12-27 | 2007-08-15 | ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト | データフロープロセッサ(dfp)の自動的なダイナミックアンロード方法並びに2次元または3次元のプログラミング可能なセルストラクチャを有するモジュール(fpga,dpga等) |
DE19654846A1 (de) | 1996-12-27 | 1998-07-09 | Pact Inf Tech Gmbh | Verfahren zum selbständigen dynamischen Umladen von Datenflußprozessoren (DFPs) sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen (FPGAs, DPGAs, o. dgl.) |
US6427156B1 (en) | 1997-01-21 | 2002-07-30 | Xilinx, Inc. | Configurable logic block with AND gate for efficient multiplication in FPGAS |
EP0858168A1 (de) | 1997-01-29 | 1998-08-12 | Hewlett-Packard Company | Feldprogrammierbarer Gatterprozessor |
EP0858167A1 (de) | 1997-01-29 | 1998-08-12 | Hewlett-Packard Company | Feldprogrammierbarer Prozessor |
DE19704044A1 (de) | 1997-02-04 | 1998-08-13 | Pact Inf Tech Gmbh | Verfahren zur automatischen Adressgenerierung von Bausteinen innerhalb Clustern aus einer Vielzahl dieser Bausteine |
US5865239A (en) * | 1997-02-05 | 1999-02-02 | Micropump, Inc. | Method for making herringbone gears |
US6055619A (en) | 1997-02-07 | 2000-04-25 | Cirrus Logic, Inc. | Circuits, system, and methods for processing multiple data streams |
DE19704728A1 (de) | 1997-02-08 | 1998-08-13 | Pact Inf Tech Gmbh | Verfahren zur Selbstsynchronisation von konfigurierbaren Elementen eines programmierbaren Bausteines |
US6542998B1 (en) * | 1997-02-08 | 2003-04-01 | Pact Gmbh | Method of self-synchronization of configurable elements of a programmable module |
DE19704742A1 (de) | 1997-02-11 | 1998-09-24 | Pact Inf Tech Gmbh | Internes Bussystem für DFPs, sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen, zur Bewältigung großer Datenmengen mit hohem Vernetzungsaufwand |
US6150837A (en) | 1997-02-28 | 2000-11-21 | Actel Corporation | Enhanced field programmable gate array |
WO1998038958A1 (en) | 1997-03-05 | 1998-09-11 | Massachusetts Institute Of Technology | A reconfigurable footprint mechanism for omnidirectional vehicles |
US5884075A (en) * | 1997-03-10 | 1999-03-16 | Compaq Computer Corporation | Conflict resolution using self-contained virtual devices |
US6125408A (en) | 1997-03-10 | 2000-09-26 | Compaq Computer Corporation | Resource type prioritization in generating a device configuration |
US5857097A (en) | 1997-03-10 | 1999-01-05 | Digital Equipment Corporation | Method for identifying reasons for dynamic stall cycles during the execution of a program |
GB2323188B (en) * | 1997-03-14 | 2002-02-06 | Nokia Mobile Phones Ltd | Enabling and disabling clocking signals to elements |
US6085317A (en) | 1997-08-15 | 2000-07-04 | Altera Corporation | Reconfigurable computer architecture using programmable logic devices |
US6195674B1 (en) | 1997-04-30 | 2001-02-27 | Canon Kabushiki Kaisha | Fast DCT apparatus |
AUPO647997A0 (en) | 1997-04-30 | 1997-05-22 | Canon Information Systems Research Australia Pty Ltd | Memory controller architecture |
US6389379B1 (en) * | 1997-05-02 | 2002-05-14 | Axis Systems, Inc. | Converification system and method |
US6321366B1 (en) | 1997-05-02 | 2001-11-20 | Axis Systems, Inc. | Timing-insensitive glitch-free logic system and method |
US6035371A (en) * | 1997-05-28 | 2000-03-07 | 3Com Corporation | Method and apparatus for addressing a static random access memory device based on signals for addressing a dynamic memory access device |
US6421817B1 (en) | 1997-05-29 | 2002-07-16 | Xilinx, Inc. | System and method of computation in a programmable logic device using virtual instructions |
US6047115A (en) * | 1997-05-29 | 2000-04-04 | Xilinx, Inc. | Method for configuring FPGA memory planes for virtual hardware computation |
US6011407A (en) * | 1997-06-13 | 2000-01-04 | Xilinx, Inc. | Field programmable gate array with dedicated computer bus interface and method for configuring both |
US6240502B1 (en) * | 1997-06-25 | 2001-05-29 | Sun Microsystems, Inc. | Apparatus for dynamically reconfiguring a processor |
US5966534A (en) | 1997-06-27 | 1999-10-12 | Cooke; Laurence H. | Method for compiling high level programming languages into an integrated processor with reconfigurable logic |
US5970254A (en) | 1997-06-27 | 1999-10-19 | Cooke; Laurence H. | Integrated processor and programmable data path chip for reconfigurable computing |
US6072348A (en) * | 1997-07-09 | 2000-06-06 | Xilinx, Inc. | Programmable power reduction in a clock-distribution circuit |
US6437441B1 (en) | 1997-07-10 | 2002-08-20 | Kawasaki Microelectronics, Inc. | Wiring structure of a semiconductor integrated circuit and a method of forming the wiring structure |
US6020760A (en) * | 1997-07-16 | 2000-02-01 | Altera Corporation | I/O buffer circuit with pin multiplexing |
US6282701B1 (en) | 1997-07-31 | 2001-08-28 | Mutek Solutions, Ltd. | System and method for monitoring and analyzing the execution of computer programs |
US6026478A (en) * | 1997-08-01 | 2000-02-15 | Micron Technology, Inc. | Split embedded DRAM processor |
US6170051B1 (en) * | 1997-08-01 | 2001-01-02 | Micron Technology, Inc. | Apparatus and method for program level parallelism in a VLIW processor |
US6038656A (en) * | 1997-09-12 | 2000-03-14 | California Institute Of Technology | Pipelined completion for asynchronous communication |
JP3612186B2 (ja) | 1997-09-19 | 2005-01-19 | 株式会社ルネサステクノロジ | データ処理装置 |
US6539415B1 (en) | 1997-09-24 | 2003-03-25 | Sony Corporation | Method and apparatus for the allocation of audio/video tasks in a network system |
US5966143A (en) | 1997-10-14 | 1999-10-12 | Motorola, Inc. | Data allocation into multiple memories for concurrent access |
SG82587A1 (en) | 1997-10-21 | 2001-08-21 | Sony Corp | Recording apparatus, recording method, playback apparatus, playback method, recording/playback apparatus, recording/playback method, presentation medium and recording medium |
JP4128251B2 (ja) | 1997-10-23 | 2008-07-30 | 富士通株式会社 | 配線密度予測方法およびセル配置装置 |
US6076157A (en) | 1997-10-23 | 2000-06-13 | International Business Machines Corporation | Method and apparatus to force a thread switch in a multithreaded processor |
US6247147B1 (en) | 1997-10-27 | 2001-06-12 | Altera Corporation | Enhanced embedded logic analyzer |
US5915123A (en) | 1997-10-31 | 1999-06-22 | Silicon Spice | Method and apparatus for controlling configuration memory contexts of processing elements in a network of multiple context processing elements |
US6108760A (en) | 1997-10-31 | 2000-08-22 | Silicon Spice | Method and apparatus for position independent reconfiguration in a network of multiple context processing elements |
US6122719A (en) | 1997-10-31 | 2000-09-19 | Silicon Spice | Method and apparatus for retiming in a network of multiple context processing elements |
US6127908A (en) | 1997-11-17 | 2000-10-03 | Massachusetts Institute Of Technology | Microelectro-mechanical system actuator device and reconfigurable circuits utilizing same |
JPH11147335A (ja) * | 1997-11-18 | 1999-06-02 | Fuji Xerox Co Ltd | 描画処理装置 |
JP4197755B2 (ja) * | 1997-11-19 | 2008-12-17 | 富士通株式会社 | 信号伝送システム、該信号伝送システムのレシーバ回路、および、該信号伝送システムが適用される半導体記憶装置 |
US6212650B1 (en) * | 1997-11-24 | 2001-04-03 | Xilinx, Inc. | Interactive dubug tool for programmable circuits |
US6091263A (en) | 1997-12-12 | 2000-07-18 | Xilinx, Inc. | Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM |
DE69841256D1 (de) | 1997-12-17 | 2009-12-10 | Panasonic Corp | Befehlsmaskierung um Befehlsströme einem Prozessor zuzuleiten |
DE69737750T2 (de) | 1997-12-17 | 2008-03-06 | Hewlett-Packard Development Co., L.P., Houston | Erst- und Zweitprozessoren verwendetes Verfahren |
DE69827589T2 (de) | 1997-12-17 | 2005-11-03 | Elixent Ltd. | Konfigurierbare Verarbeitungsanordnung und Verfahren zur Benutzung dieser Anordnung, um eine Zentraleinheit aufzubauen |
JP2003526129A (ja) | 1997-12-17 | 2003-09-02 | エリクセントリミティド | プログラマブル・アレイにおける乗算器の実現 |
DE19861088A1 (de) | 1997-12-22 | 2000-02-10 | Pact Inf Tech Gmbh | Verfahren zur Reparatur von integrierten Schaltkreisen |
US6172520B1 (en) * | 1997-12-30 | 2001-01-09 | Xilinx, Inc. | FPGA system with user-programmable configuration ports and method for reconfiguring the FPGA |
US6049222A (en) * | 1997-12-30 | 2000-04-11 | Xilinx, Inc | Configuring an FPGA using embedded memory |
US6301706B1 (en) | 1997-12-31 | 2001-10-09 | Elbrus International Limited | Compiler method and apparatus for elimination of redundant speculative computations from innermost loops |
US6105106A (en) * | 1997-12-31 | 2000-08-15 | Micron Technology, Inc. | Computer system, memory device and shift register including a balanced switching circuit with series connected transfer gates which are selectively clocked for fast switching times |
US6216223B1 (en) | 1998-01-12 | 2001-04-10 | Billions Of Operations Per Second, Inc. | Methods and apparatus to dynamically reconfigure the instruction pipeline of an indirect very long instruction word scalable processor |
US6034538A (en) * | 1998-01-21 | 2000-03-07 | Lucent Technologies Inc. | Virtual logic system for reconfigurable hardware |
US6230307B1 (en) | 1998-01-26 | 2001-05-08 | Xilinx, Inc. | System and method for programming the hardware of field programmable gate arrays (FPGAs) and related reconfiguration resources as if they were software by creating hardware objects |
US6389579B1 (en) * | 1998-01-26 | 2002-05-14 | Chameleon Systems | Reconfigurable logic for table lookup |
DE19803593A1 (de) | 1998-01-30 | 1999-08-12 | Daimler Chrysler Ag | Schaltvorrichtung für ein Zahnräderwechselgetriebe |
EP0945788B1 (de) | 1998-02-04 | 2004-08-04 | Texas Instruments Inc. | Datenverarbeitungssytem mit einem digitalen Signalprozessor und einem Koprozessor und Datenverarbeitungsverfahren |
US6086628A (en) | 1998-02-17 | 2000-07-11 | Lucent Technologies Inc. | Power-related hardware-software co-synthesis of heterogeneous distributed embedded systems |
US7152027B2 (en) | 1998-02-17 | 2006-12-19 | National Instruments Corporation | Reconfigurable test system |
US6198304B1 (en) * | 1998-02-23 | 2001-03-06 | Xilinx, Inc. | Programmable logic device |
DE19807872A1 (de) | 1998-02-25 | 1999-08-26 | Pact Inf Tech Gmbh | Verfahren zur Verwaltung von Konfigurationsdaten in Datenflußprozessoren sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstruktur (FPGAs, DPGAs, o. dgl. |
US6088800A (en) | 1998-02-27 | 2000-07-11 | Mosaid Technologies, Incorporated | Encryption processor with shared memory interconnect |
US6374286B1 (en) | 1998-04-06 | 2002-04-16 | Rockwell Collins, Inc. | Real time processor capable of concurrently running multiple independent JAVA machines |
US6084429A (en) | 1998-04-24 | 2000-07-04 | Xilinx, Inc. | PLD having a window pane architecture with segmented and staggered interconnect wiring between logic block arrays |
US6421808B1 (en) | 1998-04-24 | 2002-07-16 | Cadance Design Systems, Inc. | Hardware design language for the design of integrated circuits |
US6173419B1 (en) * | 1998-05-14 | 2001-01-09 | Advanced Technology Materials, Inc. | Field programmable gate array (FPGA) emulator for debugging software |
US5999990A (en) | 1998-05-18 | 1999-12-07 | Motorola, Inc. | Communicator having reconfigurable resources |
US6298396B1 (en) | 1998-06-01 | 2001-10-02 | Advanced Micro Devices, Inc. | System for loading a current buffer desciptor register with a value different from current value to cause a previously read buffer descriptor to be read again |
US6092174A (en) | 1998-06-01 | 2000-07-18 | Context, Inc. | Dynamically reconfigurable distributed integrated circuit processor and method |
JP3123977B2 (ja) * | 1998-06-04 | 2001-01-15 | 日本電気株式会社 | プログラマブル機能ブロック |
US6282627B1 (en) | 1998-06-29 | 2001-08-28 | Chameleon Systems, Inc. | Integrated processor and programmable data path chip for reconfigurable computing |
US6202182B1 (en) * | 1998-06-30 | 2001-03-13 | Lucent Technologies Inc. | Method and apparatus for testing field programmable gate arrays |
DE69803373T2 (de) | 1998-07-06 | 2002-08-14 | Hewlett Packard Co | Verdrahtung von Zellen in logischen Feldern |
US6609088B1 (en) | 1998-07-24 | 2003-08-19 | Interuniversitaire Micro-Elektronica Centrum | Method for determining an optimized memory organization of a digital device |
DE19835189C2 (de) | 1998-08-04 | 2001-02-08 | Unicor Rohrsysteme Gmbh | Vorrichtung zur kontinuierlichen Herstellung von nahtlosen Kunststoffrohren |
US6137307A (en) | 1998-08-04 | 2000-10-24 | Xilinx, Inc. | Structure and method for loading wide frames of data from a narrow input bus |
US20020152060A1 (en) | 1998-08-31 | 2002-10-17 | Tseng Ping-Sheng | Inter-chip communication system |
JP2000076066A (ja) | 1998-09-02 | 2000-03-14 | Fujitsu Ltd | 信号処理回路 |
US6205458B1 (en) | 1998-09-21 | 2001-03-20 | Rn2R, L.L.C. | Adder and multiplier circuits employing logic gates having discrete, weighted inputs and methods of performing combinatorial operations therewith |
JP3551353B2 (ja) * | 1998-10-02 | 2004-08-04 | 株式会社日立製作所 | データ再配置方法 |
US6215326B1 (en) | 1998-11-18 | 2001-04-10 | Altera Corporation | Programmable logic device architecture with super-regions having logic regions and a memory region |
EP1351153A3 (de) | 1998-11-20 | 2008-11-05 | Altera Corporation | Rechnersystem mit rekonfigurierbarer, programmierbarer Logik-Vorrichtung |
US6977649B1 (en) | 1998-11-23 | 2005-12-20 | 3Dlabs, Inc. Ltd | 3D graphics rendering with selective read suspend |
JP2000181566A (ja) | 1998-12-14 | 2000-06-30 | Mitsubishi Electric Corp | マルチクロック並列処理装置 |
US6044030A (en) | 1998-12-21 | 2000-03-28 | Philips Electronics North America Corporation | FIFO unit with single pointer |
US6434695B1 (en) | 1998-12-23 | 2002-08-13 | Apple Computer, Inc. | Computer operating system using compressed ROM image in RAM |
US6757847B1 (en) * | 1998-12-29 | 2004-06-29 | International Business Machines Corporation | Synchronization for system analysis |
JP3585800B2 (ja) | 1999-01-13 | 2004-11-04 | 株式会社東芝 | 情報処理装置 |
US6539438B1 (en) | 1999-01-15 | 2003-03-25 | Quickflex Inc. | Reconfigurable computing system and method and apparatus employing same |
US6490695B1 (en) | 1999-01-22 | 2002-12-03 | Sun Microsystems, Inc. | Platform independent memory image analysis architecture for debugging a computer program |
US7003660B2 (en) * | 2000-06-13 | 2006-02-21 | Pact Xpp Technologies Ag | Pipeline configuration unit protocols and communication |
DE10028397A1 (de) | 2000-06-13 | 2001-12-20 | Pact Inf Tech Gmbh | Registrierverfahren |
US6243808B1 (en) * | 1999-03-08 | 2001-06-05 | Chameleon Systems, Inc. | Digital data bit order conversion using universal switch matrix comprising rows of bit swapping selector groups |
US6512804B1 (en) * | 1999-04-07 | 2003-01-28 | Applied Micro Circuits Corporation | Apparatus and method for multiple serial data synchronization using channel-lock FIFO buffers optimized for jitter |
US6286134B1 (en) | 1999-04-23 | 2001-09-04 | Sun Microsystems, Inc. | Instruction selection in a multi-platform environment |
JP2000311156A (ja) | 1999-04-27 | 2000-11-07 | Mitsubishi Electric Corp | 再構成可能並列計算機 |
US6381624B1 (en) | 1999-04-29 | 2002-04-30 | Hewlett-Packard Company | Faster multiply/accumulator |
US6298472B1 (en) | 1999-05-07 | 2001-10-02 | Chameleon Systems, Inc. | Behavioral silicon construct architecture and mapping |
US7007096B1 (en) | 1999-05-12 | 2006-02-28 | Microsoft Corporation | Efficient splitting and mixing of streaming-data frames for processing through multiple processing modules |
US6748440B1 (en) | 1999-05-12 | 2004-06-08 | Microsoft Corporation | Flow of streaming data through multiple processing modules |
US6211697B1 (en) * | 1999-05-25 | 2001-04-03 | Actel | Integrated circuit that includes a field-programmable gate array and a hard gate array having the same underlying structure |
DE19926538A1 (de) | 1999-06-10 | 2000-12-14 | Pact Inf Tech Gmbh | Hardware und Betriebsverfahren |
EP1061439A1 (de) | 1999-06-15 | 2000-12-20 | Hewlett-Packard Company | Speicher und Befehlen in Rechnerarchitektur mit Prozessor und Coprozessor |
US6757892B1 (en) | 1999-06-24 | 2004-06-29 | Sarnoff Corporation | Method for determining an optimal partitioning of data among several memories |
US6347346B1 (en) * | 1999-06-30 | 2002-02-12 | Chameleon Systems, Inc. | Local memory unit system with global access for use on reconfigurable chips |
JP3420121B2 (ja) | 1999-06-30 | 2003-06-23 | Necエレクトロニクス株式会社 | 不揮発性半導体記憶装置 |
GB2352548B (en) * | 1999-07-26 | 2001-06-06 | Sun Microsystems Inc | Method and apparatus for executing standard functions in a computer system |
US6745317B1 (en) | 1999-07-30 | 2004-06-01 | Broadcom Corporation | Three level direct communication connections between neighboring multiple context processing elements |
US6370596B1 (en) * | 1999-08-03 | 2002-04-09 | Chameleon Systems, Inc. | Logic flag registers for monitoring processing system events |
US6341318B1 (en) * | 1999-08-10 | 2002-01-22 | Chameleon Systems, Inc. | DMA data streaming |
US6204687B1 (en) | 1999-08-13 | 2001-03-20 | Xilinx, Inc. | Method and structure for configuring FPGAS |
US6507947B1 (en) | 1999-08-20 | 2003-01-14 | Hewlett-Packard Company | Programmatic synthesis of processor element arrays |
US6438747B1 (en) | 1999-08-20 | 2002-08-20 | Hewlett-Packard Company | Programmatic iteration scheduling for parallel processors |
US6606704B1 (en) | 1999-08-31 | 2003-08-12 | Intel Corporation | Parallel multithreaded processor with plural microengines executing multiple threads each microengine having loadable microcode |
US6311200B1 (en) | 1999-09-23 | 2001-10-30 | Chameleon Systems, Inc. | Reconfigurable program sum of products generator |
US6288566B1 (en) | 1999-09-23 | 2001-09-11 | Chameleon Systems, Inc. | Configuration state memory for functional blocks on a reconfigurable chip |
US6349346B1 (en) * | 1999-09-23 | 2002-02-19 | Chameleon Systems, Inc. | Control fabric unit including associated configuration memory and PSOP state machine adapted to provide configuration address to reconfigurable functional unit |
US6631487B1 (en) | 1999-09-27 | 2003-10-07 | Lattice Semiconductor Corp. | On-line testing of field programmable gate array resources |
DE19946752A1 (de) * | 1999-09-29 | 2001-04-12 | Infineon Technologies Ag | Rekonfigurierbares Gate-Array |
US6598128B1 (en) | 1999-10-01 | 2003-07-22 | Hitachi, Ltd. | Microprocessor having improved memory management unit and cache memory |
US6412043B1 (en) | 1999-10-01 | 2002-06-25 | Hitachi, Ltd. | Microprocessor having improved memory management unit and cache memory |
US6665758B1 (en) | 1999-10-04 | 2003-12-16 | Ncr Corporation | Software sanity monitor |
US6434642B1 (en) | 1999-10-07 | 2002-08-13 | Xilinx, Inc. | FIFO memory system and method with improved determination of full and empty conditions and amount of data stored |
JP2001167066A (ja) | 1999-12-08 | 2001-06-22 | Nec Corp | プロセッサ間通信方法及びマルチプロセッサシステム |
US6625654B1 (en) * | 1999-12-28 | 2003-09-23 | Intel Corporation | Thread signaling in multi-threaded network processor |
US6633181B1 (en) | 1999-12-30 | 2003-10-14 | Stretch, Inc. | Multi-scale programmable array |
DE60133595T2 (de) | 2000-01-07 | 2009-04-30 | Nippon Telegraph And Telephone Corp. | Funktionsrekonfigurierbare Halbleitervorrichtung und integrierte Schaltung zum Konfigurieren der Halbleitervorrichtung |
JP2001202236A (ja) | 2000-01-20 | 2001-07-27 | Fuji Xerox Co Ltd | プログラマブル論理回路装置によるデータ処理方法、プログラマブル論理回路装置、情報処理システム、プログラマブル論理回路装置への回路再構成方法 |
AU2001231244A1 (en) | 2000-01-28 | 2001-08-07 | Morphics Technology, Inc. | A method of generating a configuration for a configurable spread spectrum communication device |
US6496971B1 (en) | 2000-02-07 | 2002-12-17 | Xilinx, Inc. | Supporting multiple FPGA configuration modes using dedicated on-chip processor |
US6487709B1 (en) | 2000-02-09 | 2002-11-26 | Xilinx, Inc. | Run-time routing for programmable logic devices |
US6519674B1 (en) * | 2000-02-18 | 2003-02-11 | Chameleon Systems, Inc. | Configuration bits layout |
JP2001236221A (ja) | 2000-02-21 | 2001-08-31 | Keisuke Shindo | マルチスレッドを利用するパイプライン並列プロセッサ |
WO2001063434A1 (en) | 2000-02-24 | 2001-08-30 | Bops, Incorporated | Methods and apparatus for dual-use coprocessing/debug interface |
JP3674515B2 (ja) | 2000-02-25 | 2005-07-20 | 日本電気株式会社 | アレイ型プロセッサ |
US6434672B1 (en) | 2000-02-29 | 2002-08-13 | Hewlett-Packard Company | Methods and apparatus for improving system performance with a shared cache memory |
US6539477B1 (en) * | 2000-03-03 | 2003-03-25 | Chameleon Systems, Inc. | System and method for control synthesis using a reachable states look-up table |
KR100841411B1 (ko) * | 2000-03-14 | 2008-06-25 | 소니 가부시끼 가이샤 | 전송장치, 수신장치, 전송방법, 수신방법과 기록매체 |
US6657457B1 (en) | 2000-03-15 | 2003-12-02 | Intel Corporation | Data transfer on reconfigurable chip |
US6871341B1 (en) * | 2000-03-24 | 2005-03-22 | Intel Corporation | Adaptive scheduling of function cells in dynamic reconfigurable logic |
US6362650B1 (en) | 2000-05-18 | 2002-03-26 | Xilinx, Inc. | Method and apparatus for incorporating a multiplier into an FPGA |
US6373779B1 (en) | 2000-05-19 | 2002-04-16 | Xilinx, Inc. | Block RAM having multiple configurable write modes for use in a field programmable gate array |
US7340596B1 (en) | 2000-06-12 | 2008-03-04 | Altera Corporation | Embedded processor with watchdog timer for programmable logic |
US6285624B1 (en) | 2000-07-08 | 2001-09-04 | Han-Ping Chen | Multilevel memory access method |
DE10129237A1 (de) | 2000-10-09 | 2002-04-18 | Pact Inf Tech Gmbh | Verfahren zur Bearbeitung von Daten |
DE10036627A1 (de) | 2000-07-24 | 2002-02-14 | Pact Inf Tech Gmbh | Integrierter Schaltkreis |
JP2002041489A (ja) | 2000-07-25 | 2002-02-08 | Mitsubishi Electric Corp | 同期信号生成回路、それを用いたプロセッサシステムおよび同期信号生成方法 |
US7164422B1 (en) * | 2000-07-28 | 2007-01-16 | Ab Initio Software Corporation | Parameterized graphs with conditional components |
US6538468B1 (en) * | 2000-07-31 | 2003-03-25 | Cypress Semiconductor Corporation | Method and apparatus for multiple boot-up functionalities for a programmable logic device (PLD) |
US6542844B1 (en) * | 2000-08-02 | 2003-04-01 | International Business Machines Corporation | Method and apparatus for tracing hardware states using dynamically reconfigurable test circuits |
US7257780B2 (en) | 2000-08-07 | 2007-08-14 | Altera Corporation | Software-to-hardware compiler |
US6754805B1 (en) | 2000-08-07 | 2004-06-22 | Transwitch Corporation | Method and apparatus for configurable multi-cell digital signal processing employing global parallel configuration |
US7249351B1 (en) | 2000-08-30 | 2007-07-24 | Broadcom Corporation | System and method for preparing software for execution in a dynamically configurable hardware environment |
US6829697B1 (en) | 2000-09-06 | 2004-12-07 | International Business Machines Corporation | Multiple logical interfaces to a shared coprocessor resource |
US7346644B1 (en) | 2000-09-18 | 2008-03-18 | Altera Corporation | Devices and methods with programmable logic and digital signal processing regions |
US6538470B1 (en) | 2000-09-18 | 2003-03-25 | Altera Corporation | Devices and methods with programmable logic and digital signal processing regions |
US6518787B1 (en) * | 2000-09-21 | 2003-02-11 | Triscend Corporation | Input/output architecture for efficient configuration of programmable input/output cells |
ATE437476T1 (de) | 2000-10-06 | 2009-08-15 | Pact Xpp Technologies Ag | Zellenanordnung mit segmentierter zwischenzellstruktur |
US6525678B1 (en) * | 2000-10-06 | 2003-02-25 | Altera Corporation | Configuring a programmable logic device |
US20040015899A1 (en) * | 2000-10-06 | 2004-01-22 | Frank May | Method for processing data |
US20020045952A1 (en) | 2000-10-12 | 2002-04-18 | Blemel Kenneth G. | High performance hybrid micro-computer |
US6398383B1 (en) * | 2000-10-30 | 2002-06-04 | Yu-Hwei Huang | Flashlight carriable on one's person |
JP3636986B2 (ja) | 2000-12-06 | 2005-04-06 | 松下電器産業株式会社 | 半導体集積回路 |
GB2370380B (en) | 2000-12-19 | 2003-12-31 | Picochip Designs Ltd | Processor architecture |
JP4022147B2 (ja) | 2000-12-20 | 2007-12-12 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 設定可能な機能ユニットを備えるデータ処理装置 |
US6483343B1 (en) | 2000-12-29 | 2002-11-19 | Quicklogic Corporation | Configurable computational unit embedded in a programmable device |
US6426649B1 (en) | 2000-12-29 | 2002-07-30 | Quicklogic Corporation | Architecture for field programmable gate array |
US6392912B1 (en) * | 2001-01-10 | 2002-05-21 | Chameleon Systems, Inc. | Loading data plane on reconfigurable chip |
US7020673B2 (en) | 2001-01-19 | 2006-03-28 | Sony Corporation | Reconfigurable arithmetic device and arithmetic system including that arithmetic device and address generation device and interleave device applicable to arithmetic system |
US6847370B2 (en) | 2001-02-20 | 2005-01-25 | 3D Labs, Inc., Ltd. | Planar byte memory organization with linear access |
US7444531B2 (en) | 2001-03-05 | 2008-10-28 | Pact Xpp Technologies Ag | Methods and devices for treating and processing data |
US7210129B2 (en) * | 2001-08-16 | 2007-04-24 | Pact Xpp Technologies Ag | Method for translating programs for reconfigurable architectures |
US6836839B2 (en) | 2001-03-22 | 2004-12-28 | Quicksilver Technology, Inc. | Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements |
US20020143505A1 (en) | 2001-04-02 | 2002-10-03 | Doron Drusinsky | Implementing a finite state machine using concurrent finite state machines with delayed communications and no shared control signals |
US6792588B2 (en) | 2001-04-02 | 2004-09-14 | Intel Corporation | Faster scalable floorplan which enables easier data control flow |
WO2002082267A1 (en) | 2001-04-06 | 2002-10-17 | Wind River Systems, Inc. | Fpga coprocessing system |
US6836842B1 (en) | 2001-04-24 | 2004-12-28 | Xilinx, Inc. | Method of partial reconfiguration of a PLD in which only updated portions of configuration data are selected for reconfiguring the PLD |
US6999984B2 (en) | 2001-05-02 | 2006-02-14 | Intel Corporation | Modification to reconfigurable functional unit in a reconfigurable chip to perform linear feedback shift register function |
US6976239B1 (en) * | 2001-06-12 | 2005-12-13 | Altera Corporation | Methods and apparatus for implementing parameterizable processors and peripherals |
JP3580785B2 (ja) * | 2001-06-29 | 2004-10-27 | 株式会社半導体理工学研究センター | ルックアップテーブル、ルックアップテーブルを備えるプログラマブル論理回路装置、および、ルックアップテーブルの構成方法 |
US7043416B1 (en) | 2001-07-27 | 2006-05-09 | Lsi Logic Corporation | System and method for state restoration in a diagnostic module for a high-speed microprocessor |
US7383421B2 (en) | 2002-12-05 | 2008-06-03 | Brightscale, Inc. | Cellular engine for a data processing system |
US6868476B2 (en) * | 2001-08-27 | 2005-03-15 | Intel Corporation | Software controlled content addressable memory in a general purpose execution datapath |
US6874108B1 (en) * | 2001-08-27 | 2005-03-29 | Agere Systems Inc. | Fault tolerant operation of reconfigurable devices utilizing an adjustable system clock |
US7216204B2 (en) | 2001-08-27 | 2007-05-08 | Intel Corporation | Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment |
US20030056091A1 (en) * | 2001-09-14 | 2003-03-20 | Greenberg Craig B. | Method of scheduling in a reconfigurable hardware architecture with multiple hardware configurations |
US20030055861A1 (en) * | 2001-09-18 | 2003-03-20 | Lai Gary N. | Multipler unit in reconfigurable chip |
US20030052711A1 (en) * | 2001-09-19 | 2003-03-20 | Taylor Bradley L. | Despreader/correlator unit for use in reconfigurable chip |
US6854073B2 (en) * | 2001-09-25 | 2005-02-08 | International Business Machines Corporation | Debugger program time monitor |
US6798239B2 (en) | 2001-09-28 | 2004-09-28 | Xilinx, Inc. | Programmable gate array having interconnecting logic to support embedded fixed logic circuitry |
US7000161B1 (en) | 2001-10-15 | 2006-02-14 | Altera Corporation | Reconfigurable programmable logic system with configuration recovery mode |
US20060264508A1 (en) | 2001-10-16 | 2006-11-23 | Stone Richard A | Modulation of ocular growth and myopia by gaba drugs |
WO2003044962A2 (en) | 2001-11-16 | 2003-05-30 | Morpho Technologies | Viterbi convolutional coding method and apparatus |
US6886092B1 (en) | 2001-11-19 | 2005-04-26 | Xilinx, Inc. | Custom code processing in PGA by providing instructions from fixed logic processor portion to programmable dedicated processor portion |
US6668237B1 (en) | 2002-01-17 | 2003-12-23 | Xilinx, Inc. | Run-time reconfigurable testing of programmable logic devices |
US6476634B1 (en) | 2002-02-01 | 2002-11-05 | Xilinx, Inc. | ALU implementation in single PLD logic cell |
DE20221985U1 (de) | 2002-02-01 | 2010-03-04 | Tridonicatco Gmbh & Co. Kg | Elektronisches Vorschaltgerät für Gasentladungslampe |
US6961924B2 (en) | 2002-05-21 | 2005-11-01 | International Business Machines Corporation | Displaying variable usage while debugging |
US6976131B2 (en) * | 2002-08-23 | 2005-12-13 | Intel Corporation | Method and apparatus for shared cache coherency for a chip multiprocessor or multiprocessor system |
US6803787B1 (en) | 2002-09-25 | 2004-10-12 | Lattice Semiconductor Corp. | State machine in a programmable logic device |
US6802206B2 (en) | 2002-10-11 | 2004-10-12 | American Axle & Manufacturing, Inc. | Torsional actuation NVH test method |
US7873811B1 (en) * | 2003-03-10 | 2011-01-18 | The United States Of America As Represented By The United States Department Of Energy | Polymorphous computing fabric |
US7567997B2 (en) | 2003-12-29 | 2009-07-28 | Xilinx, Inc. | Applications of cascading DSP slices |
US8495122B2 (en) | 2003-12-29 | 2013-07-23 | Xilinx, Inc. | Programmable device with dynamic DSP architecture |
US7472155B2 (en) | 2003-12-29 | 2008-12-30 | Xilinx, Inc. | Programmable logic device with cascading DSP slices |
US7870182B2 (en) | 2003-12-29 | 2011-01-11 | Xilinx Inc. | Digital signal processing circuit having an adder circuit with carry-outs |
US7840627B2 (en) | 2003-12-29 | 2010-11-23 | Xilinx, Inc. | Digital signal processing circuit having input register blocks |
US7038952B1 (en) | 2004-05-04 | 2006-05-02 | Xilinx, Inc. | Block RAM with embedded FIFO buffer |
JP4396446B2 (ja) | 2004-08-20 | 2010-01-13 | ソニー株式会社 | 情報処理装置および方法、並びにプログラム |
US7971051B2 (en) | 2007-09-27 | 2011-06-28 | Fujitsu Limited | FPGA configuration protection and control using hardware watchdog timer |
-
1996
- 1996-12-09 DE DE19651075A patent/DE19651075A1/de not_active Withdrawn
-
1997
- 1997-10-08 US US08/946,810 patent/US6425068B1/en not_active Expired - Lifetime
- 1997-12-09 DE DE59710383T patent/DE59710383D1/de not_active Expired - Lifetime
- 1997-12-09 EP EP02028401A patent/EP1310881B1/de not_active Expired - Lifetime
- 1997-12-09 EP EP97952730A patent/EP0943129B1/de not_active Expired - Lifetime
- 1997-12-09 DE DE19781412T patent/DE19781412D2/de not_active Expired - Lifetime
- 1997-12-09 DE DE59713029T patent/DE59713029D1/de not_active Expired - Lifetime
- 1997-12-09 CA CA002274532A patent/CA2274532A1/en not_active Abandoned
- 1997-12-09 JP JP52493898A patent/JP3963957B2/ja not_active Expired - Fee Related
- 1997-12-09 EP EP09014607A patent/EP2166459A1/de not_active Withdrawn
- 1997-12-09 AU AU56514/98A patent/AU5651498A/en not_active Abandoned
- 1997-12-09 CN CN97181623A patent/CN1247613A/zh active Pending
- 1997-12-09 WO PCT/DE1997/002949 patent/WO1998026356A1/de active IP Right Grant
- 1997-12-09 AT AT97952730T patent/ATE244421T1/de not_active IP Right Cessation
- 1997-12-09 EA EA199900441A patent/EA004240B1/ru not_active IP Right Cessation
-
1999
- 1999-06-09 US US09/329,132 patent/US6728871B1/en not_active Expired - Lifetime
-
2002
- 2002-05-28 US US10/156,397 patent/US7237087B2/en not_active Expired - Fee Related
-
2004
- 2004-03-01 US US10/791,501 patent/US7565525B2/en not_active Expired - Fee Related
-
2007
- 2007-03-05 JP JP2007054895A patent/JP2007174701A/ja active Pending
- 2007-06-19 US US11/820,780 patent/US8156312B2/en not_active Expired - Fee Related
-
2009
- 2009-02-10 US US12/368,709 patent/US7822968B2/en not_active Expired - Fee Related
-
2010
- 2010-07-27 US US12/844,043 patent/US20110010523A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0735685A2 (de) * | 1990-06-29 | 1996-10-02 | STMicroelectronics, Inc. | Programmierbare Leistungsreduzierschaltung für eine programmierbare logische Vorrichtung |
US5336950A (en) * | 1991-08-29 | 1994-08-09 | National Semiconductor Corporation | Configuration features in a configurable logic array |
US5430687A (en) * | 1994-04-01 | 1995-07-04 | Xilinx, Inc. | Programmable logic device including a parallel input device for loading memory cells |
Non-Patent Citations (1)
Title |
---|
MAXFIELD C: "Logic that mutates while-u-wait", EDN (EUR. ED.) (USA), EDN (EUROPEAN EDITION), 7 NOV. 1996, CAHNERS PUBLISHING, USA, vol. 41, no. 23, ISSN 0012-7515, pages 137 - 140, 142, XP002064224 * |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USRE45223E1 (en) | 1997-02-08 | 2014-10-28 | Pact Xpp Technologies Ag | Method of self-synchronization of configurable elements of a programmable module |
USRE45109E1 (en) | 1997-02-08 | 2014-09-02 | Pact Xpp Technologies Ag | Method of self-synchronization of configurable elements of a programmable module |
USRE44365E1 (en) | 1997-02-08 | 2013-07-09 | Martin Vorbach | Method of self-synchronization of configurable elements of a programmable module |
USRE44383E1 (en) | 1997-02-08 | 2013-07-16 | Martin Vorbach | Method of self-synchronization of configurable elements of a programmable module |
US9047440B2 (en) | 2000-10-06 | 2015-06-02 | Pact Xpp Technologies Ag | Logical cell array and bus system |
EP1220107A3 (de) * | 2000-10-26 | 2005-01-05 | Cypress Semiconductor Corporation | Programmierbare digitale Vorrichtung |
JP2009032281A (ja) * | 2001-03-05 | 2009-02-12 | Pact Xpp Technologies Ag | データ伝送方法 |
US9075605B2 (en) | 2001-03-05 | 2015-07-07 | Pact Xpp Technologies Ag | Methods and devices for treating and processing data |
US9037807B2 (en) | 2001-03-05 | 2015-05-19 | Pact Xpp Technologies Ag | Processor arrangement on a chip including data processing, memory, and interface elements |
WO2002071196A2 (de) | 2001-03-05 | 2002-09-12 | Pact Informationstechnologie Gmbh | Verfahren und vorrichtung zu datenbe- und/oder verarbeitung |
US8869121B2 (en) | 2001-08-16 | 2014-10-21 | Pact Xpp Technologies Ag | Method for the translation of programs for reconfigurable architectures |
WO2003025781A2 (de) | 2001-09-19 | 2003-03-27 | Pact Xpp Technologies Ag | Verfahren zur konfiguration der verbindung zwischen datenverarbeitungszellen |
EP2043000A2 (de) | 2002-02-18 | 2009-04-01 | PACT XPP Technologies AG | Bussysteme und Rekonfigurationsverfahren |
US8914590B2 (en) | 2002-08-07 | 2014-12-16 | Pact Xpp Technologies Ag | Data processing method and device |
Also Published As
Publication number | Publication date |
---|---|
US6425068B1 (en) | 2002-07-23 |
US20080010437A1 (en) | 2008-01-10 |
US8156312B2 (en) | 2012-04-10 |
EP0943129A1 (de) | 1999-09-22 |
US20030056085A1 (en) | 2003-03-20 |
EP1310881B1 (de) | 2010-03-17 |
DE19651075A1 (de) | 1998-06-10 |
ATE244421T1 (de) | 2003-07-15 |
EP1310881A3 (de) | 2005-03-09 |
JP2001505382A (ja) | 2001-04-17 |
US6728871B1 (en) | 2004-04-27 |
AU5651498A (en) | 1998-07-03 |
DE19781412D2 (de) | 1999-10-28 |
US7565525B2 (en) | 2009-07-21 |
US20090146690A1 (en) | 2009-06-11 |
EP2166459A1 (de) | 2010-03-24 |
US7822968B2 (en) | 2010-10-26 |
EA004240B1 (ru) | 2004-02-26 |
US7237087B2 (en) | 2007-06-26 |
JP3963957B2 (ja) | 2007-08-22 |
US20040168099A1 (en) | 2004-08-26 |
JP2007174701A (ja) | 2007-07-05 |
DE59710383D1 (de) | 2003-08-07 |
EP0943129B1 (de) | 2003-07-02 |
EA199900441A1 (ru) | 2001-04-23 |
CN1247613A (zh) | 2000-03-15 |
DE59713029D1 (de) | 2010-04-29 |
EP1310881A2 (de) | 2003-05-14 |
CA2274532A1 (en) | 1998-06-18 |
US20110010523A1 (en) | 2011-01-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0943129B1 (de) | EINHEIT ZUR VERARBEITUNG VON NUMERISCHEN UND LOGISCHEN OPERATIONEN, ZUM EINSATZ IN PROZESSOREN (CPUs), MEHRRECHNERSYSTEMEN | |
EP0961980B1 (de) | Verfahren zur selbstsynchronisation von konfigurierbaren elementen eines programmierbaren bausteines | |
EP0948842B1 (de) | VERFAHREN ZUM SELBSTÄNDIGEN DYNAMISCHEN UMLADEN VON DATENFLUSSPROZESSOREN (DFPs) SOWIE BAUSTEINEN MIT ZWEI- ODER MEHRDIMENSIONALEN PROGRAMMIERBAREN ZELLSTRUKTUREN (FPGAs, DPGAs, o.dgl.) | |
DE19654595A1 (de) | I0- und Speicherbussystem für DFPs sowie Bausteinen mit zwei- oder mehrdimensionaler programmierbaren Zellstrukturen | |
DE3638572C2 (de) | ||
EP1329816A2 (de) | Verfahren zum selbständigen dynamischen Umladen von Datenflussprozessoren (DFPs) sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen (FPGAs, DPGAs, o.dgl.) | |
EP1599794B1 (de) | Prozessor mit verschiedenartigen steuerwerken für gemeinsam genutzte ressourcen | |
EP1518186A2 (de) | Verfahren und vorrichtung zur datenverarbeitung | |
WO2002071196A2 (de) | Verfahren und vorrichtung zu datenbe- und/oder verarbeitung | |
WO2009062496A1 (de) | Rekonfiguri erbare fliesskomma- und bit- ebenen datenverarbeitungseinheit | |
WO2002071249A2 (de) | Verfahren und vorrichtungen zur datenbe- und/oder verarbeitung | |
DE102006027181A1 (de) | Prozessor mit internem Raster von Ausführungseinheiten | |
DE3708887C2 (de) | ||
EP1386220B1 (de) | Verfahren und vorrichtung zu datenbe- und/oder verarbeitung | |
EP1069513A1 (de) | Programmgesteuerte Einheit | |
DE4447707B4 (de) | Videointerface mit zur Laufzeit rekonfigurierbarer Schaltlogik | |
WO1996025706A1 (de) | Mikroprozessorschaltung mit mindestens einem rechenwerk und einem steuerwerk | |
DE10227650A1 (de) | Rekonfigurierbare Elemente | |
DD211004A1 (de) | Modulares mehrprozessorsystem |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 97181623.9 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH GM HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZW AM AZ BY KG KZ MD RU TJ TM |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW SD SZ UG ZW AT BE CH DE DK ES FI FR GB GR IE IT |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1997952730 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 199900441 Country of ref document: EA |
|
ENP | Entry into the national phase |
Ref document number: 2274532 Country of ref document: CA Ref document number: 2274532 Country of ref document: CA Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 1998 524938 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09329132 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 1997952730 Country of ref document: EP |
|
REF | Corresponds to |
Ref document number: 19781412 Country of ref document: DE Date of ref document: 19991028 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 19781412 Country of ref document: DE |
|
WWG | Wipo information: grant in national office |
Ref document number: 1997952730 Country of ref document: EP |