WO1997031463A3 - Crossbar switch and method with reduced voltage swing and no internal blocking data path - Google Patents

Crossbar switch and method with reduced voltage swing and no internal blocking data path Download PDF

Info

Publication number
WO1997031463A3
WO1997031463A3 PCT/US1997/002941 US9702941W WO9731463A3 WO 1997031463 A3 WO1997031463 A3 WO 1997031463A3 US 9702941 W US9702941 W US 9702941W WO 9731463 A3 WO9731463 A3 WO 9731463A3
Authority
WO
WIPO (PCT)
Prior art keywords
data
voltage
voltage swing
reduced voltage
input
Prior art date
Application number
PCT/US1997/002941
Other languages
French (fr)
Other versions
WO1997031463A2 (en
Inventor
Albert Mu
Jeffrey D Larson
Original Assignee
Hal Computer Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hal Computer Systems Inc filed Critical Hal Computer Systems Inc
Priority to EP97908726A priority Critical patent/EP0840971B1/en
Priority to JP53040597A priority patent/JP3742112B2/en
Priority to DE69733931T priority patent/DE69733931T2/en
Publication of WO1997031463A2 publication Critical patent/WO1997031463A2/en
Publication of WO1997031463A3 publication Critical patent/WO1997031463A3/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/52—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker using static devices in switching stages, e.g. electronic switching arrangements
    • H04Q3/521—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker using static devices in switching stages, e.g. electronic switching arrangements using semiconductors in the switching stages
    • H04Q3/523—Details
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/101—Packet switching elements characterised by the switching fabric construction using crossbar or matrix
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/20—Support for services
    • H04L49/205—Quality of Service based
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
    • H04L49/254—Centralised controller, i.e. arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3018—Input queuing

Abstract

A switch system and method transfer a data packet from a source data port to one or more destination data ports through a switch. The system comprises a source input buffer, a first and a second source input path, a first and a second output path and at least one crosspoint circuit. The source input buffer includes a first and a second data section. The first and the second data sections are coupled to the first and the second input paths respectively. The first and the second input paths couple through the crosspoint circuits at each intersection with the first and the second output paths. The method includes loading the data packets into data sections of an input buffer, transferring each data packet across an input path dedicated for each data section, transmitting each data packet over its input path, and switching the data from the input path to the output path based on a voltage differential. A crosspoint circuit in the switch system includes a first and a second reduced voltage swing line, a first and a second transistor circuit for each data input path and a sense amplifier for a data port. The first reduced voltage swing line is coupled to the first transistor circuit, the second reduced voltage swing line is coupled to the second transistor circuit and both reduced voltage swing lines are connected to the sense amplifier. The method of the unit comprises the steps of charging a first and a second reduced voltage swing line to a predetermined voltage, discharging the voltage from the first reduced voltage swing line, maintaining the voltage in the second voltage line, receiving a clock signal at the sense amplifier, and generating an output signal based on a voltage differential between the voltage lines.
PCT/US1997/002941 1996-02-22 1997-02-20 Crossbar switch and method with reduced voltage swing and no internal blocking data path WO1997031463A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP97908726A EP0840971B1 (en) 1996-02-22 1997-02-20 Crossbar switch and method with reduced voltage swing and no internal blocking data path
JP53040597A JP3742112B2 (en) 1996-02-22 1997-02-20 Switching system, method for transferring data, and reduced voltage swing crosspoint circuit
DE69733931T DE69733931T2 (en) 1996-02-22 1997-02-20 CROSS-REFERENCE SWITCH AND METHOD WITH RESTRICTED VOLTAGE LIFT AND BLOCKING-FREE TRANSMISSION PATHS

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/604,920 US5991296A (en) 1996-02-22 1996-02-22 Crossbar switch and method with reduced voltage swing and no internal blocking data path
US08/604,920 1996-02-22

Publications (2)

Publication Number Publication Date
WO1997031463A2 WO1997031463A2 (en) 1997-08-28
WO1997031463A3 true WO1997031463A3 (en) 1997-12-04

Family

ID=24421573

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1997/002941 WO1997031463A2 (en) 1996-02-22 1997-02-20 Crossbar switch and method with reduced voltage swing and no internal blocking data path

Country Status (5)

Country Link
US (2) US5991296A (en)
EP (1) EP0840971B1 (en)
JP (1) JP3742112B2 (en)
DE (1) DE69733931T2 (en)
WO (1) WO1997031463A2 (en)

Families Citing this family (71)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5815681A (en) 1996-05-21 1998-09-29 Elonex Plc Ltd. Integrated network switching hub and bus structure
US6192048B1 (en) * 1997-10-02 2001-02-20 Mcdata Corporation Method and apparatus for implementing hunt group support for a crosspoint controller
US6301637B1 (en) * 1998-06-08 2001-10-09 Storage Technology Corporation High performance data paths
US7102999B1 (en) 1999-11-24 2006-09-05 Juniper Networks, Inc. Switching device
GB0008195D0 (en) 2000-04-05 2000-05-24 Power X Limited Data switching arbitration arrangements
US6965299B1 (en) * 2000-04-19 2005-11-15 Lsi Logic Corporation High-speed, low-power crossbar switch
EP1284071B1 (en) 2000-05-18 2007-07-11 Xyratex Technology Limited Apparatus and method for resource arbitration
US6839795B1 (en) * 2000-05-31 2005-01-04 Silicon Labs Cp, Inc. Priority cross-bar decoder
US7171542B1 (en) * 2000-06-19 2007-01-30 Silicon Labs Cp, Inc. Reconfigurable interface for coupling functional input/output blocks to limited number of i/o pins
US7765095B1 (en) 2000-10-26 2010-07-27 Cypress Semiconductor Corporation Conditional branching in an in-circuit emulation system
US8103496B1 (en) 2000-10-26 2012-01-24 Cypress Semicondutor Corporation Breakpoint control in an in-circuit emulation system
US6724220B1 (en) 2000-10-26 2004-04-20 Cyress Semiconductor Corporation Programmable microcontroller architecture (mixed analog/digital)
US8176296B2 (en) 2000-10-26 2012-05-08 Cypress Semiconductor Corporation Programmable microcontroller architecture
US8149048B1 (en) 2000-10-26 2012-04-03 Cypress Semiconductor Corporation Apparatus and method for programmable power management in a programmable analog circuit block
US8160864B1 (en) 2000-10-26 2012-04-17 Cypress Semiconductor Corporation In-circuit emulator and pod synchronized boot
JP2005501352A (en) * 2001-08-22 2005-01-13 アボセント コーポレーション Self-synchronous half-duplex matrix switch
US7054330B1 (en) 2001-09-07 2006-05-30 Chou Norman C Mask-based round robin arbitration
US6950394B1 (en) 2001-09-07 2005-09-27 Agilent Technologies, Inc. Methods and systems to transfer information using an alternative routing associated with a communication network
US6920106B1 (en) 2001-09-07 2005-07-19 Agilent Technologies, Inc. Speculative loading of buffers within a port of a network device
US7237016B1 (en) 2001-09-07 2007-06-26 Palau Acquisition Corporation (Delaware) Method and system to manage resource requests utilizing link-list queues within an arbiter associated with an interconnect device
US6763418B1 (en) 2001-09-07 2004-07-13 Agilent Technologies, Inc. Request bus arbitration
US7136379B2 (en) * 2001-10-10 2006-11-14 Qualcomm Incorporated Multiple-interface port multiplexer
US6839794B1 (en) 2001-10-12 2005-01-04 Agilent Technologies, Inc. Method and system to map a service level associated with a packet to one of a number of data streams at an interconnect device
US6922749B1 (en) 2001-10-12 2005-07-26 Agilent Technologies, Inc. Apparatus and methodology for an input port of a switch that supports cut-through operation within the switch
US7209476B1 (en) 2001-10-12 2007-04-24 Avago Technologies General Ip (Singapore) Pte. Ltd. Method and apparatus for input/output port mirroring for networking system bring-up and debug
US7406674B1 (en) 2001-10-24 2008-07-29 Cypress Semiconductor Corporation Method and apparatus for generating microcontroller configuration information
US8078970B1 (en) 2001-11-09 2011-12-13 Cypress Semiconductor Corporation Graphical user interface with user-selectable list-box
US8042093B1 (en) 2001-11-15 2011-10-18 Cypress Semiconductor Corporation System providing automatic source code generation for personalization and parameterization of user modules
US6971004B1 (en) 2001-11-19 2005-11-29 Cypress Semiconductor Corp. System and method of dynamically reconfiguring a programmable integrated circuit
US7844437B1 (en) 2001-11-19 2010-11-30 Cypress Semiconductor Corporation System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit
US7774190B1 (en) 2001-11-19 2010-08-10 Cypress Semiconductor Corporation Sleep and stall in an in-circuit emulation system
US7770113B1 (en) 2001-11-19 2010-08-03 Cypress Semiconductor Corporation System and method for dynamically generating a configuration datasheet
US8069405B1 (en) 2001-11-19 2011-11-29 Cypress Semiconductor Corporation User interface for efficiently browsing an electronic document using data-driven tabs
FR2833441A1 (en) * 2001-12-11 2003-06-13 Koninkl Philips Electronics Nv Optical transmission rate packet switching mechanism having matrix function control system and decoder finding switching states with local decoder interconnection point level signal control providing.
FR2833449A1 (en) * 2001-12-11 2003-06-13 Koninkl Philips Electronics Nv High digital transmission rate switching circuit, for optical communication, having interconnection matrix controlled signal and reference transmissions and two distinct lines having common voltage reference channel
US8103497B1 (en) 2002-03-28 2012-01-24 Cypress Semiconductor Corporation External interface for event architecture
US7016996B1 (en) 2002-04-15 2006-03-21 Schober Richard L Method and apparatus to detect a timeout condition for a data item within a process
US7308608B1 (en) 2002-05-01 2007-12-11 Cypress Semiconductor Corporation Reconfigurable testing system and method
US7761845B1 (en) 2002-09-09 2010-07-20 Cypress Semiconductor Corporation Method for parameterizing a user module
JP2005267502A (en) * 2004-03-22 2005-09-29 Hitachi Ltd Switch for data transfer
US7295049B1 (en) 2004-03-25 2007-11-13 Cypress Semiconductor Corporation Method and circuit for rapid alignment of signals
US8069436B2 (en) 2004-08-13 2011-11-29 Cypress Semiconductor Corporation Providing hardware independence to automate code generation of processing device firmware
US8286125B2 (en) 2004-08-13 2012-10-09 Cypress Semiconductor Corporation Model for a hardware device-independent method of defining embedded firmware for programmable systems
US7332976B1 (en) 2005-02-04 2008-02-19 Cypress Semiconductor Corporation Poly-phase frequency synthesis oscillator
US7400183B1 (en) 2005-05-05 2008-07-15 Cypress Semiconductor Corporation Voltage controlled oscillator delay cell and method
US8089461B2 (en) 2005-06-23 2012-01-03 Cypress Semiconductor Corporation Touch wake for electronic devices
US20070097858A1 (en) * 2005-11-01 2007-05-03 Lesartre Gregg B Method and computer system for employing an interconnection fabric providing multiple communication paths
US8085067B1 (en) 2005-12-21 2011-12-27 Cypress Semiconductor Corporation Differential-to-single ended signal converter circuit and method
US9098641B1 (en) * 2006-01-30 2015-08-04 Cypress Semiconductor Corporation Configurable bus
US8067948B2 (en) 2006-03-27 2011-11-29 Cypress Semiconductor Corporation Input/output multiplexer bus
US20070268895A1 (en) * 2006-05-19 2007-11-22 Motorola, Inc. Method and apparatus for switching data
US8130025B2 (en) 2007-04-17 2012-03-06 Cypress Semiconductor Corporation Numerical band gap
US7737724B2 (en) 2007-04-17 2010-06-15 Cypress Semiconductor Corporation Universal digital block interconnection and channel routing
US8092083B2 (en) 2007-04-17 2012-01-10 Cypress Semiconductor Corporation Temperature sensor with digital bandgap
US9564902B2 (en) 2007-04-17 2017-02-07 Cypress Semiconductor Corporation Dynamically configurable and re-configurable data path
US8026739B2 (en) 2007-04-17 2011-09-27 Cypress Semiconductor Corporation System level interconnect with programmable switching
US8040266B2 (en) 2007-04-17 2011-10-18 Cypress Semiconductor Corporation Programmable sigma-delta analog-to-digital converter
US8516025B2 (en) 2007-04-17 2013-08-20 Cypress Semiconductor Corporation Clock driven dynamic datapath chaining
US8266575B1 (en) 2007-04-25 2012-09-11 Cypress Semiconductor Corporation Systems and methods for dynamically reconfiguring a programmable system on a chip
US9720805B1 (en) 2007-04-25 2017-08-01 Cypress Semiconductor Corporation System and method for controlling a target device
US8065653B1 (en) 2007-04-25 2011-11-22 Cypress Semiconductor Corporation Configuration of programmable IC design elements
US8049569B1 (en) 2007-09-05 2011-11-01 Cypress Semiconductor Corporation Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes
US8230152B2 (en) * 2009-02-13 2012-07-24 The Regents Of The University Of Michigan Crossbar circuitry and method of operation of such crossbar circuitry
US8868817B2 (en) 2009-02-13 2014-10-21 The Regents Of The University Of Michigan Crossbar circuitry for applying an adaptive priority scheme and method of operation of such crossbar circuitry
US8549207B2 (en) * 2009-02-13 2013-10-01 The Regents Of The University Of Michigan Crossbar circuitry for applying an adaptive priority scheme and method of operation of such crossbar circuitry
US9514074B2 (en) 2009-02-13 2016-12-06 The Regents Of The University Of Michigan Single cycle arbitration within an interconnect
US8255610B2 (en) 2009-02-13 2012-08-28 The Regents Of The University Of Michigan Crossbar circuitry for applying a pre-selection prior to arbitration between transmission requests and method of operation of such crossbar circuitry
US8108585B2 (en) 2009-02-13 2012-01-31 The Regents Of The Universtiy Of Michigan Crossbar circuitry and method of operation of such crossbar circuitry
US9448964B2 (en) 2009-05-04 2016-09-20 Cypress Semiconductor Corporation Autonomous control in a programmable system
US8583850B2 (en) * 2011-02-14 2013-11-12 Oracle America, Inc. Micro crossbar switch and on-die data network using the same
CN104123261B (en) * 2014-07-01 2017-06-27 联想(北京)有限公司 A kind of electronic equipment and information transferring method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5285445A (en) * 1987-12-17 1994-02-08 U.S. Philips Corporation Switching network and switching network control for a switching node in a wideband transmission system
US5327127A (en) * 1989-06-30 1994-07-05 Inmos Limited Message encoding which utilizes control codes and data codes
US5412380A (en) * 1992-01-18 1995-05-02 Mitsubishi Denki Kabushiki Kaisha Electronic crosspoint switching device operating at a high signal transmission rate

Family Cites Families (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US35483A (en) * 1862-06-03 Improvement in cooking-stoves
US4058838A (en) * 1976-11-10 1977-11-15 International Telephone And Telegraph Corporation Packet-switched facsimile communications system
GB2032736B (en) * 1978-10-24 1982-09-08 Standard Telephones Cables Ltd Data transfer system
US4412380A (en) * 1981-09-02 1983-11-01 Murray Corporation Hose cutoff device or tool
US4434381A (en) * 1981-12-07 1984-02-28 Rca Corporation Sense amplifiers
LU86787A1 (en) * 1986-06-19 1987-07-24 Siemens Ag BROADBAND SIGNAL DEVICE
LU87147A1 (en) * 1987-10-14 1988-07-14 Siemens Ag BROADBAND SIGNAL DEVICE
JPH01177239A (en) * 1988-01-06 1989-07-13 Nec Corp Packet concentrator and packet switching device
US4995056A (en) * 1989-01-13 1991-02-19 International Business Machines Corporation System and method for data communications
US4965793A (en) * 1989-02-03 1990-10-23 Digital Equipment Corporation Method and apparatus for interfacing a system control unit for a multi-processor
US5091879A (en) * 1989-02-14 1992-02-25 Texas Instruments Incorporated BiCMOS static memory with improved performance stability
US5138615A (en) * 1989-06-22 1992-08-11 Digital Equipment Corporation Reconfiguration system and method for high-speed mesh connected local area network
GB8915135D0 (en) * 1989-06-30 1989-08-23 Inmos Ltd Message routing
CA2015514C (en) * 1989-08-22 1996-08-06 Mitsuru Tsuboi Packet switching system having bus matrix switch
JP2531275B2 (en) * 1989-09-29 1996-09-04 日本電気株式会社 ATM cell transfer method
US4999829A (en) * 1989-11-06 1991-03-12 At&T Bell Laboratories Automatic fault recovery in a packet network
US5166926A (en) * 1990-12-18 1992-11-24 Bell Communications Research, Inc. Packet address look-ahead technique for use in implementing a high speed packet switch
US5226014A (en) * 1990-12-24 1993-07-06 Ncr Corporation Low power pseudo-static ROM
US5384773A (en) * 1991-03-29 1995-01-24 International Business Machines Corp. Multi-media analog/digital/optical switching apparatus
US5257236A (en) * 1991-08-01 1993-10-26 Silicon Engineering, Inc. Static RAM
US5241536A (en) * 1991-10-03 1993-08-31 Northern Telecom Limited Broadband input buffered atm switch
US5345228A (en) * 1991-10-31 1994-09-06 International Business Machines Corporation Very large scale modular switch
SE515178C2 (en) * 1992-03-20 2001-06-25 Ericsson Telefon Ab L M Procedures and devices for prioritizing buffer management in packet networks
US5255265A (en) * 1992-05-05 1993-10-19 At&T Bell Laboratories Controller for input-queued packet switch
US5267235A (en) * 1992-05-21 1993-11-30 Digital Equipment Corporation Method and apparatus for resource arbitration
US5473755A (en) * 1992-06-01 1995-12-05 Intel Corporation System for controlling data stream by changing fall through FIFO last cell state of first component whenever data read out of second component last latch
JP3384838B2 (en) * 1992-06-29 2003-03-10 シャープ株式会社 Interface device
DE4226599C2 (en) * 1992-08-11 1994-08-04 Siemens Ag Error detection method in digital communication systems
MX9306994A (en) * 1992-12-15 1994-06-30 Ericsson Telefon Ab L M FLOW CONTROL SYSTEM FOR PACKAGE SWITCHES.
EP0602693B1 (en) * 1992-12-18 2001-11-21 Alcatel ATM switching node and ATM switching element having routing logic means
US5406554A (en) * 1993-10-05 1995-04-11 Music Semiconductors, Corp. Synchronous FIFO having an alterable buffer store
US5613067A (en) * 1993-12-30 1997-03-18 International Business Machines Corporation Method and apparatus for assuring that multiple messages in a multi-node network are assured fair access to an outgoing data stream
JPH07235939A (en) * 1994-02-22 1995-09-05 Fujitsu Ltd Traffic scattering device/method, and repeating installation and terminal equipment
US5508644A (en) * 1994-09-28 1996-04-16 Motorola, Inc. Sense amplifier for differential voltage detection with low input capacitance
US5517495A (en) * 1994-12-06 1996-05-14 At&T Corp. Fair prioritized scheduling in an input-buffered switch
US5541919A (en) * 1994-12-19 1996-07-30 Motorola, Inc. Multimedia multiplexing device and method using dynamic packet segmentation
US5619497A (en) * 1994-12-22 1997-04-08 Emc Corporation Method and apparatus for reordering frames
US5502680A (en) * 1995-02-16 1996-03-26 Cirrus Logic Inc Sense amplifier with pull-up circuit for accelerated latching of logic level output data
US5544161A (en) * 1995-03-28 1996-08-06 Bell Atlantic Network Services, Inc. ATM packet demultiplexer for use in full service network having distributed architecture
US5689500A (en) * 1996-01-16 1997-11-18 Lucent Technologies, Inc. Multistage network having multicast routing congestion feedback
US6028801A (en) * 1998-06-29 2000-02-22 Conexant Systems, Inc. High speed sensing of dual port static RAM cell
US6240026B1 (en) * 2000-03-07 2001-05-29 Stmicroelectronics, Inc. Bit line sense circuit and method for dynamic random access memories

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5285445A (en) * 1987-12-17 1994-02-08 U.S. Philips Corporation Switching network and switching network control for a switching node in a wideband transmission system
US5327127A (en) * 1989-06-30 1994-07-05 Inmos Limited Message encoding which utilizes control codes and data codes
US5412380A (en) * 1992-01-18 1995-05-02 Mitsubishi Denki Kabushiki Kaisha Electronic crosspoint switching device operating at a high signal transmission rate

Also Published As

Publication number Publication date
JP3742112B2 (en) 2006-02-01
DE69733931D1 (en) 2005-09-15
EP0840971A2 (en) 1998-05-13
US5991296A (en) 1999-11-23
US6490213B1 (en) 2002-12-03
DE69733931T2 (en) 2006-05-11
EP0840971B1 (en) 2005-08-10
WO1997031463A2 (en) 1997-08-28
JPH11511633A (en) 1999-10-05

Similar Documents

Publication Publication Date Title
WO1997031463A3 (en) Crossbar switch and method with reduced voltage swing and no internal blocking data path
US9503289B2 (en) Methods and apparatus for signaling on a differential link
US4996695A (en) Arrangement for accessing and testing telecommunication circuits
US5666354A (en) CMOS bi-directional differential link
CA2224606A1 (en) A distributed buffering system for atm switches
WO1998027660A3 (en) High speed switching device
US5534811A (en) Integrated I/O bus circuit protection for multiple-driven system bus signals
KR980006296A (en) Integrated circuit chip with adaptive input-output port and its electrical system
US5657456A (en) Semiconductor process power supply voltage and temperature compensated integrated system bus driver rise and fall time
US5406147A (en) Propagation speedup by use of complementary resolver outputs in a system bus receiver
US5654653A (en) Reduced system bus receiver setup time by latching unamplified bus voltage
US20060132209A1 (en) CMOS master/slave flip-flop with integrated multiplexor
SE9203332L (en) Distinction of connections
US5461330A (en) Bus settle time by using previous bus state to condition bus at all receiving locations
AU6022199A (en) Block write circuit and method for wide data path memory devices
CA2197382A1 (en) Atm switching system with distribution networks for varying traffic patterns
WO2000051007A3 (en) High and low speed differential bus driver in a communication system
EP0632392B1 (en) Semiconductor process, power supply and temperature compensated system bus integrated interface architecture with precision receiver
US6119169A (en) Network system having a secondary disk drive bypass circuit activated when all primary disk drive bypass circuits are activated
KR100207619B1 (en) Switching circuits in closed loop communication system
US7095751B2 (en) Active switching star node and network of stations interconnected by such a star node
JPH02224547A (en) Atm/stm hybrid switch constitution system
CA2314650A1 (en) Combined selector switch and serial multi-gb/s data pulse receiver
JPH0677984A (en) Cell read control system for atm switch
JPS62266645A (en) Serial interface circuit

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 1997908726

Country of ref document: EP

ENP Entry into the national phase

Ref country code: JP

Ref document number: 1997 530405

Kind code of ref document: A

Format of ref document f/p: F

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWP Wipo information: published in national office

Ref document number: 1997908726

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1997908726

Country of ref document: EP