WO1997020269A1 - Automatic voltage detection in multiple voltage applications - Google Patents
Automatic voltage detection in multiple voltage applications Download PDFInfo
- Publication number
- WO1997020269A1 WO1997020269A1 PCT/US1996/018036 US9618036W WO9720269A1 WO 1997020269 A1 WO1997020269 A1 WO 1997020269A1 US 9618036 W US9618036 W US 9618036W WO 9720269 A1 WO9720269 A1 WO 9720269A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- voltage
- power supply
- supply input
- voltage level
- card
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/165—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values
- G01R19/16533—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values characterised by the application
- G01R19/16538—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values characterised by the application in AC or DC supplies
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/30—Power supply circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/143—Detection of memory cassette insertion or removal; Continuity checks of supply or ground lines; Detection of supply variations, interruptions or levels ; Switching between alternative supplies
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
Definitions
- the present invention relates generally to detecting the voltage level of an input voltage source for use in systems, such as battery-operated personal computers (PCs) , providing multiple voltage sources from a power supply and more particularly the present invention detects the voltage level of an input voltage source provided to a controller chip within a computer system wherein the present invention provides an appropriate voltage level based upon the detected input voltage for use by electrical circuits to perform functional operations.
- PCs personal computers
- Portable PC systems offer a wide variety of flexibility in terms of expansion of features such as additional memory, modem, etc. which may be purchased in the form of a PC card and plugged into the PC either at the time the PC is manufactured or later when a card is purchased separately by the consumer (these PC cards are sometimes referred to as plug-in cards) .
- FIG. 1 A high-level block diagram of one of the first PCs to utilize solid state cards is shown in Fig. 1.
- a series of Flash EEPROM ICs are coupled to a controller device 12 which communicates to a host (not shown) through the host interface 14.
- the Flash EEPROMs 10 and the controller 12 generally reside on a solid state PC card that plugs into a PC and communicates with the host through the interface 14.
- the controller receives a 5V voltage level source from the power supply unit of the PC system while the Flash EEPROMs receive 5V and 12V from the controller 12, both of which are shown in sources 13 in Fig. 1.
- the 12V voltage source is generated by the controller 12.
- Flash EEPROM design required a single 5V supply voltage
- Fig. 2 shows a high-level block diagram of such a PC card used in a PC environment incorporating such Flash EEPROMs. This card only works in a 5V PC system. More recent Flash EEPROMs are designed to operate at 3.3V.
- Fig. 2 shows a high-level block diagram of such a PC card used in a PC environment incorporating such Flash EEPROMs. This card only works in a 5V PC system. More recent Flash EEPROMs are designed to operate at 3.3V. Fig.
- FIG. 3 shows a PC system using such 3.3V Flash EEPROMs.
- a system as shown in Fig. 3, requires 3.3V to be provided to its Flash EEPROM devices as input voltage source and therefore can not operate with a 5V source
- the 5V system of Fig. 2 is only operational with a 5V supply source provided to the Flash EEPROM devices.
- the PCMCIA which is one of a number of industry-defined host interface standards and is defined and followed by the PC industry- at-large specifies certain requirements for communicating through the PCMCIA interface and includes, as a part of its requirements, a PCMCIA PC card to be operational either at 3.3V or 5V.
- PCMCIA PC card to be operational either at 3.3V or 5V.
- PC card manufacturers have recently designed their cards to operate either at a single 5V supply voltage or at dual 5V and 3.3V supply voltages. Having both kinds of cards however, presented a risk of damaging PC cards that were designed to run with only 3.3V and were susceptible to being inserted in PC slots providing 5V. This problem was resolved by a more recent PCMCIA standard requirement calling for physically keying the PC cards to uniquely fit into a particular PC slot.
- a PC card requiring 3.3V is designed to fit specifically into a PC PCMCIA slot that provides only 3.3V supply and will therefore not fit into a PC PCMCIA slot providing a 5V supply. This avoids any potential damage to devices residing on the PC card that are operational only at 3.3V. More recently, the PCMCIA standard has been revised to further require that cards designed to work with 5V (these cards incorporate Flash EEPROMs that can operate under 5V) while designed to be keyed as 5V cards, may be inserted into a 3.3V-keyed socket.
- FIG. 4 shows such a PC system wherein 3.3V Flash EEPROM devices reside in a card that only operates in a PC system providing 5V output ⁇ due to the physically-keying structure of the card.
- the 5V supply voltage provided by the system is translated into 3.3V by the step-down voltage regulator 16 for use by the Flash EEPROM devices 10.
- the PC card is likely not to operate if the 5V source was converted to 3.3V. Therefore, the need arises for detection of voltage levels supplied by a PC system's power supply in order to determine whether the use of a voltage regulator is necessary.
- Another object of the present invention is to provide a system of the type described herein to detect the voltage level of a power supply source being provided by the computer system and to determine whether the voltage level is appropriate for non-volatile storage devices such as Flash EEPROM devices employed by the system and to provide the detected voltage level if it is appropriate for use by the Flash EEPROM devices and if not to translate the voltage level to that which is appropriate for use by the Flash EEPROM devices.
- a preferred embodiment of the present invention includes a voltage detection circuit incorporated within a PC card having Flash EEPROM devices and a controller device, the voltage detection circuit further including a variable voltage detector for determining the system voltage level provided by a power supply within the PC product and appropriately enabling a voltage regulator circuit for dividing the system voltage level to a level suited for operation by the Flash EEPROM devices and applying this operational voltage level to the Flash EEPROM devices.
- a voltage regulator circuit for determining the system voltage level provided by the power supply within the PC product and appropriately enabling a voltage regulator circuit for dividing the system voltage level to a level suited for operation by the Flash EEPROM devices and applying this operational voltage level to the Flash EEPROM devices.
- Fig. 1 illustrates a high-level block diagram of a prior art PC system wherein Flash EEPROM devices operational at 5V and 12V are employed.
- Fig. 2 shows another high-level block diagram of a prior art PC system employing Flash EEPROM devices operational only at 5V.
- Fig. 3 shows yet another high-level block diagram of a prior art PC system employing Flash EEPROM devices operational only at 3.3V.
- Fig. 4 depicts a block diagram of a PC system employing a prior art PC system having a voltage step-down regulator circuit for converting 5V to 3.3V for use by the Flash EEPROM devices.
- Fig. 1 illustrates a high-level block diagram of a prior art PC system wherein Flash EEPROM devices operational at 5V and 12V are employed.
- Fig. 2 shows another high-level block diagram of a prior art PC system employing Flash EEPROM devices operational only at 5V.
- Fig. 3 shows yet another high-level block diagram of a prior art PC system employing Flash
- FIG. 5 illustrates a PC card employing a preferred embodiment of the present invention within a controller IC including a step-down voltage regulator, a variable voltage detector and a voltage selector.
- Fig- 6 shows a detailed drawing of the variable voltage detector shown in Fig. 5.
- Fig. 7 shows a detailed drawing of the voltage regulator and voltage select circuit of Fig. 5 employed in a preferred embodiment of the present invention.
- Fig. 5 shows a block diagram of a PC system employing a preferred embodiment of the present invention wherein a controller device 20 is coupled through a host PCMCIA interface 22 and voltage select circuit 32 to a series of Flash EEPROM devices 24.
- the controller 20 is an IC that generally resides on a PC card (not shown) .
- Voltage select circuit 32 and Flash EEPROM devices 24 also reside on the PC card.
- the PC card may be inserted into a PC 25 supporting a PCMCIA interface. During the operation of the PC and while the PC card remains inserted therein, the PC card communicates with the host (or CPU) through the host PCMCIA interface 22 to transfer data and command information therebetween.
- the protocol employed for communication between PC 25 and the PC card is generally defined by the PCMCIA standard, adopted by the industry-at-large .
- the Flash EEPROM devices 24 operate only at 3.3V.
- the voltage level of the voltage source 26, provided by the PC 25 through the PCMCIA interface 22 to the PC card may be either at 3.3V or 5V.
- PC card 20 it is key to the present invention for PC card 20 to be operational when plugged into either a 3.3V or a 5V PC PCMCIA slot such as to maintain proper functionality.
- controller 20 Within the controller 20, resides variable voltage detector 28 to which input voltage 36 is provided from PC 25 through interface 22.
- voltage detector 28 passes 3.3V-select signal 50 to the step- voltage regulator 30 which also resides within controller 20.
- Voltage detector 28 is responsive to the enable signal 34, which is generated on the PC card but externally to the controller 20.
- Enable signal 34 is generated through a commonly-known resistor-capacitor (or RC) circuit when the PC system is powered-on. Initially, it is at logic state “0" and after a particular time delay, determined largely by the resistor and capacitor values of the RC circuit, it takes on logic state “1"
- Voltage regulator 30 is coupled to the voltage select circuit 32 through signal 52 and feedback signal 54. Voltage select circuit 32 resides within the PC card and externally to the controller 20.
- the voltage select circuit 32 in turn provides power or voltage source input to the Flash EEPROM devices 24 through the supply input signal 23.
- Flash EEPROM devices 24 reside externally to, yet on the same PC card as, the controller 20 and the voltage select circuit 32.
- Voltage detector 28 enables and disables the voltage regulator 32 in accordance with the voltage level of the input voltage 36 through 3.3V select signal 50, as will be discussed in more detail shortly.
- Voltage select circuit 32 in response to signals 52 and 54, selects the appropriate voltage level to apply to and furnishes the same to the Flash EEPROM devices 24 through supply input signals 23. So far, the discussion of Fig. 5 was regarding the way in which the controller, the PC and the Flash EEPROMs interconnect with respect to the power-related signals.
- Input voltage 36 is provided as input to the voltage detector 28 through the host PCMCIA interface 22 (in Fig. 5) and enable signal 34 is generated within controller 20, as previously discussed.
- Rl resister 38 is connected through one of its terminals to input voltage 36 and through its second terminal to R2 resister 40 where node 46 is formed.
- R2 resister 40 is also connected through its second terminal to the source terminal of N2 transistor 42 which connects, through its drain terminal, to ground (0V) .
- the gate terminal of N2 transistor 42 is connected to enable signal 34.
- Pl transistor 44 which is a PMOS transistor, is connected at its gate terminal to node 46.
- Pl transistor 44 connects to input voltage 36 through its source terminal.
- the drain terminal of Pl transistor 44 forms node 64 and is connected to the first terminal of R3 resistor 62.
- Node 64 is further connected to the gate terminals of P2 transistor 66 and Nl transistor 68.
- P2 and Nl transistors, 66 and 68 collectively act as an inverter switching circuit. When activated, this inverter circuit inverts the state of node 64, which then appears at node 74.
- node 64 is at logic state "1"
- node 74 will be at logic state "0"
- node 64 is at logic state "0"
- node 74 will be at state "1".
- the drain terminal of transistor 68 is connected to ground and its source terminal is connected to the drain terminal of P2 transistor 66 to form node 74.
- the source terminal of P2 transistor 66 is connected to input voltage 36.
- Node 74 is further connected to the first terminal of R4 resistor 70, and the second terminal of R4 resistor 70 is connected through a feedback path to node 46. Through R4 resistor 70, this feedback path improves the logic state of node 46 thereby preventing fluctuations during sampling of node 74 by latch 72.
- Node 74 additionally provides input to the data input terminal of latch 72.
- Latch 72 is basically a sample and hold circuit in that when enable signal 34 (provided as input to the enable input of latch 72) is at logic state "1", the output of latch 72 reflects the state of its input or node 74; this is commonly referred to as "sampling".
- Voltage detector 28 takes advantage of the PMOS transistor characteristics to detect the supply voltage value as will be evident shortly.
- the resistance values of Rl and R2 resistors, 38 and 40 are selected such that the ratio of their values determines the voltage applied to the gate terminal of the Pl transistor 38. This voltage is higher when the system supply voltage, and therefore the input voltage 36, is 5V as opposed to 3.3V.
- the ratio of Rl and R2 resistors is accordingly selected in such a way as to force Pl transistor 44 to be in the "on" mode when the supply voltage or input voltage 36 is 5V +/- 10% and in the "off” mode when the supply voltage is at 3.3V +/- 10%.
- the P2 transistor 66 and Nl transistor 68 are tuned to trigger at a voltage level determined by when the Pl transistor 44 is marginally in the "off” or marginally in the "on” mode in order to ensure that any variance in the supply voltage does not cause the latch 72 to generate an erroneous result through the 3.3V-select signal 50.
- the ratio of Pl transistor 44 to the R3 resistor 62 is chosen such that when the Pl transistor 33 is marginally "on” , node 64 takes on logic state "1" and when the Pl transistor 44 is in the "off” mode, mode 64 will be at logic state "0".
- the PC system's power supply (not shown) is generally in an unstable state, and signals or voltage levels generated by the system are unknown.
- the voltage detector shown in Fig. 6 is active and the enable signal 34 is also enabled (or active) and at logic state "1" in the preferred embodiment.
- the N2 transistor 42 is "on” ensuring that the resistor-divider circuit comprising Rl and R2, 38 and 40, is active.
- latch 72 is sampling and thereby capturing the state of the input voltage 36 through the P2 transistor 66 and the Nl transistor 68 because enable signal 34 is active or at logic state "1" .
- the N2 transistor 42 While the enable signal 34 is active, the N2 transistor 42 is in the "on” mode and the node 46 provides the appropriate voltage level based upon the predetermined ratio of the Rl and R2 resistors (as discussed previously) to either turn the Pl transistor 44 "on” or “off". That is, if the supply voltage or input voltage 36 is 5.0V +/- 10%, the Pl transistor 44 will be placed in the "on” mode and the 3.3V select signal 50 will be at logic state "0". If the input voltage is 3.3V +/- 10%, the Pl transistor 44 will be in the "off” mode and the 3.3V select signal 50 will be at logic state "1".
- the enable signal 34 is inactivated (in this case meaning that the enable signal is driven to a low voltage level) by the controller 20 (in Fig. 5) .
- the enable signal 34 being in its inactive state, maintains the captured or sampled voltage level provided by the output of the P2 transistor 66 and the Nl transistor 68 at node 74.
- the voltage level at node 74 is the detected voltage level of the state of the input voltage 36 (or system supply voltage) .
- the voltage regulator includes P3 transistor 76 which receives input to its gate terminal from the inverted version of the 3.3V-select signal 50, through inverter 78. P3 transistor 76 additionally receives input to its source terminal from the input voltage 36. Inverter 78 is responsive to the 3.3V-select signal 50 and its output is connected to both the gate terminal of P3 transistor 76 and to a first input of the two-input NOR gate 80.
- regulator_PD signal 82 Connected to the second input of NOR gate 80 is regulator_PD signal 82.
- Regulator_PD signal 82 is generated within controller 20 either when a power down command is instructed by the PC 25 through interface 22 and data bus 56 to data processor 58 or when controller 20 decides to power down due to lack of processing activity in order to save system power.
- NOR gate 80 in turn, provides input to the enable input of op amp 86 and to the gate terminal of the N3 transistor 84 and the drain terminal of the N3 transistor 84 is connected to ground.
- the source terminal of the N3 transistor 84 is connected to one of the terminals of the R5 resistor 88 and the second terminal of the R5 resistor 88 is connected to one of the terminals of the R4 resistor 90 at node 92 which provides input to the positive input of the op amp 86.
- the negative input terminal of the op amp 86 is connected to the drain terminal of the P3 transistor 76 at node 94.
- the second terminal of the R4 resistor 90 is connected to the input voltage 36.
- voltage regulator 30 is coupled to the voltage select circuit 32.
- Voltage select circuit 32 includes bipolar transistor 96 and capacitor 98. Voltage select circuit 32 receives input voltage 36, which connects to the emitter terminal of the bipolar transistor 96.
- the base terminal of the bipolar transistor 96 is connected to the output terminal of the op amp 86.
- the emitter terminal of the bipolar transistor 96 connects to one of the terminals of the capacitor 98 and generates the supply input signal 23.
- the second terminal of the capacitor 98 is connected to ground.
- regulator_PD signal 82 Since regulator_PD signal 82 is also at logic state "0", the output of the NOR gate 80 will be at logic state "1" thereby enabling the N3 transistor 84 and the op amp 86. Enabling N3 transistor 84 engages the resister-divider circuit comprising R4 resistor 90 and R5 resistor 88. Based upon the appropriate ratios of resistance values assigned to each of these resistors, the 5V appearing on input voltage 36 is divided to provide 3.3V at node 92. The output of op amp 86, which is 52 drives the gate terminal of the bipolar transistor 96 to provided a divided-down voltage level to the Flash EEPROM devices through the transistor 96 and supply input signal 23.
- the divided down voltage level is 3.3V +/- %10 while the input voltage 36 maintains a 5V voltage level .
- the feedback path 54 ensures that the supply input signal 23 remains at 3.3V and capacitor 98 reduces noise and glitches on supply signal 23.
- the input voltage 36 (which is at 5V) is divided down to 3.3V and provided to the Flash EEPROM devices 24 (in Fig. 5) by the voltage regulator 30 and the voltage select circuit 32 (shown in Fig. 7) .
- the 3.3V- select signal 50 is at logic state "1" driving the output of the NOR gate 80 to logic state "0", thereby disabling both op amp 86 and bipolar transistor 96.
- the N3 transistor 84 is additionally in an "off" mode causing the resistor-divider circuit comprising R4 resistor 90 and R5 resistor 88 to be disabled.
- op amp 86 will be in the 'off' mode because its enable input terminal will be at a logic state of ' 0' . Since the latter resistor-divider is disabled, no division of the input voltage 36 is performed. Turning the op amp 86 "off”, prevents the bipolar transistor 96 from passing the input voltage 36 through to the supply signal 23.
- the input voltage 36 will be passed onto the P3 transistor 76 which is in the "on” mode due to the state of the 3.3V select signal 50 being at logic state "1' .
- the input voltage 36 which will carry 3.3V will be passed through P3 transistor 76 to node 94 and path 54 to generate supply input signal 23.
- Supply input signal 23 operates to provide the Flash EEPROM devices with 3.3V.
- the preferred embodiment promotes power efficiency and in fact, saves overall power consumption by the PC system.
- the controller 20 in Fig. 5 enables the voltage regulator 30 by setting the regulator_PD signal 82 to logic state '0' and allows the output of the voltage select circuit 32, supply input signal 23, to be the supply voltage to the Flash EEPROM devices.
- the 5V-select signal 50 is forced high selecting 5V operation. Controller 20 then initiates erase, write and read operations on data to and from the Flash EEPROM devices.
- the voltage regulator 30 provides the appropriate voltage level, i.e. 3.3V +/-10%, to the Flash EEPROM devices.
- the controller 20 attempts to perform functional operations such as read, write or erase operations on the data being stored in the Flash EEPROM devices at the maximum specification, the Flash EEPROM devices should function correctly. Therefore, the controller 20 enables the voltage regulator 30 at all times and selects through the voltage select circuit 32, the supply input signal 23 to be the power supply or voltage source to the Flash EEPROM devices 24.
- the controller 20 When the PC system's power supply is at 3.3V +/-10%, the output of the voltage regulator 30 and select circuit 32, as provided by signal 23, will be lower than the Flash EEPROM devices' operational voltage (or 3.3V +/-10%) .
- these operations will be unsuccessful and the controller 20 will deselect the voltage divider function of the voltage regulator and allow the voltage level supplied by the PC system to input voltage 36 (3.3V +/-10%) to be applied to the Flash EEPROM devices 24.
- the controller 20 then resumes functional operation testing to read, write and/or erase data in the Flash EEPROM until these operations return successful results.
- the controller 20 determines that the voltage provided by the system is 3.3V +/-10% and that therefore no voltage step-down by the voltage regulator 30 is necessary.
- performance of this alternative embodiment is highly dependent on the operational specification and performance of the Flash EEPROM devices. That is, if these devices are successfully operational at a wide range of input voltage where there is overlap for example from operations voltage of 5V onto 3.3V, this approach may not be optimal. On the other hand, if operational voltages of the Flash devices used do not overlap, this approach is highly feasible.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE69627176T DE69627176T2 (en) | 1995-11-13 | 1996-11-13 | AUTOMATIC VOLTAGE DETECTION IN MULTIPLE VOLTAGE APPLICATIONS |
JP52050597A JP4299883B2 (en) | 1995-11-13 | 1996-11-13 | Automatic voltage detection when multiple voltages are applied |
EP96941337A EP0861468B1 (en) | 1995-11-13 | 1996-11-13 | Automatic voltage detection in multiple voltage applications |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US647895P | 1995-11-13 | 1995-11-13 | |
US60/006,478 | 1995-11-13 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1997020269A1 true WO1997020269A1 (en) | 1997-06-05 |
Family
ID=21721103
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1996/018036 WO1997020269A1 (en) | 1995-11-13 | 1996-11-13 | Automatic voltage detection in multiple voltage applications |
Country Status (6)
Country | Link |
---|---|
US (1) | US5818781A (en) |
EP (1) | EP0861468B1 (en) |
JP (2) | JP4299883B2 (en) |
CN (1) | CN1202255A (en) |
DE (1) | DE69627176T2 (en) |
WO (1) | WO1997020269A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1551031A2 (en) * | 2003-12-31 | 2005-07-06 | Samsung Electronics Co., Ltd. | Semiconductor device card |
EP1654628A2 (en) * | 2003-08-01 | 2006-05-10 | SanDisk Corporation | Voltage regulator with bypass for multi-voltage storage system |
Families Citing this family (57)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8171203B2 (en) | 1995-07-31 | 2012-05-01 | Micron Technology, Inc. | Faster write operations to nonvolatile memory using FSInfo sector manipulation |
US6728851B1 (en) | 1995-07-31 | 2004-04-27 | Lexar Media, Inc. | Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices |
US6978342B1 (en) | 1995-07-31 | 2005-12-20 | Lexar Media, Inc. | Moving sectors within a block of information in a flash memory mass storage architecture |
US5845313A (en) | 1995-07-31 | 1998-12-01 | Lexar | Direct logical block addressing flash memory mass storage architecture |
US6295569B1 (en) * | 1996-05-20 | 2001-09-25 | Fujitsu Limited | Storage apparatus |
US5930170A (en) * | 1996-05-22 | 1999-07-27 | National Semiconductor Corporation | Voltage selection circuit suitable for use as ESD protection circuit for EEPROM |
JP3968392B2 (en) * | 1996-05-30 | 2007-08-29 | カシオ計算機株式会社 | Data storage |
JP3714969B2 (en) | 1998-03-02 | 2005-11-09 | レクサー・メディア・インコーポレイテッド | Flash memory card with improved operating mode detection and user-friendly interfacing system |
US6182162B1 (en) * | 1998-03-02 | 2001-01-30 | Lexar Media, Inc. | Externally coupled compact flash memory card that configures itself one of a plurality of appropriate operating protocol modes of a host computer |
US5995440A (en) * | 1998-07-23 | 1999-11-30 | International Business Machines Corporation | Off-chip driver and receiver circuits for multiple voltage level DRAMs |
EP1027653B1 (en) | 1998-09-04 | 2004-09-15 | Hyperstone AG | Access control for a memory having a limited erasure frequency |
US6901457B1 (en) | 1998-11-04 | 2005-05-31 | Sandisk Corporation | Multiple mode communications system |
US6327635B1 (en) * | 1999-03-30 | 2001-12-04 | Qlogic Corporation | Add-on card with automatic bus power line selection circuit |
JP2001211640A (en) * | 2000-01-20 | 2001-08-03 | Hitachi Ltd | Electronic device, semiconductor integrated circuit, and information processing system |
JP3461323B2 (en) * | 2000-03-28 | 2003-10-27 | シャープ株式会社 | PC card |
GB2361779B (en) * | 2000-04-27 | 2004-03-10 | Ubinetics Ltd | Voltage control |
US7167944B1 (en) | 2000-07-21 | 2007-01-23 | Lexar Media, Inc. | Block management for mass storage |
US7155559B1 (en) | 2000-08-25 | 2006-12-26 | Lexar Media, Inc. | Flash memory architecture with separate storage of overhead and user data |
US6772274B1 (en) | 2000-09-13 | 2004-08-03 | Lexar Media, Inc. | Flash memory system and method implementing LBA to PBA correlation within flash memory array |
JP3546828B2 (en) * | 2000-10-02 | 2004-07-28 | セイコーエプソン株式会社 | Semiconductor integrated circuit, timepiece and electronic device provided with the same |
US6434044B1 (en) | 2001-02-16 | 2002-08-13 | Sandisk Corporation | Method and system for generation and distribution of supply voltages in memory systems |
US6577535B2 (en) | 2001-02-16 | 2003-06-10 | Sandisk Corporation | Method and system for distributed power generation in multi-chip memory systems |
JP4694040B2 (en) * | 2001-05-29 | 2011-06-01 | ルネサスエレクトロニクス株式会社 | Semiconductor memory device |
US7061049B2 (en) * | 2001-06-12 | 2006-06-13 | Kabushiki Kaisha Toshiba | Semiconductor device using SOI device and semiconductor integrated circuit using the semiconductor device |
JP2003016400A (en) * | 2001-06-28 | 2003-01-17 | Sankyo Seiki Mfg Co Ltd | Power failure detecting device and card reader equipped with the same power failure detecting device |
US20030080772A1 (en) * | 2001-08-31 | 2003-05-01 | Davide Giacomini | Programmable compact motor drive module |
GB0123416D0 (en) | 2001-09-28 | 2001-11-21 | Memquest Ltd | Non-volatile memory control |
GB0123415D0 (en) | 2001-09-28 | 2001-11-21 | Memquest Ltd | Method of writing data to non-volatile memory |
GB0123410D0 (en) | 2001-09-28 | 2001-11-21 | Memquest Ltd | Memory system for data storage and retrieval |
GB0123421D0 (en) | 2001-09-28 | 2001-11-21 | Memquest Ltd | Power management system |
JP3933467B2 (en) * | 2001-12-27 | 2007-06-20 | 株式会社東芝 | Voltage detection circuit control device, memory control device having the same device, and memory card having the same device |
TWI240861B (en) * | 2002-01-11 | 2005-10-01 | Integrated Circuit Solution In | Data access method and architecture of flash memory |
US7231643B1 (en) | 2002-02-22 | 2007-06-12 | Lexar Media, Inc. | Image rescue system including direct communication between an application program and a device driver |
US7277011B2 (en) * | 2002-02-22 | 2007-10-02 | Micron Technology, Inc. | Removable memory media with integral indicator light |
JP2004164811A (en) * | 2002-09-26 | 2004-06-10 | Sharp Corp | Semiconductor storage device and portable electronic device |
EP1447809A1 (en) * | 2003-02-14 | 2004-08-18 | SCHLUMBERGER Systèmes | Card with multiple IC's |
JP4201629B2 (en) * | 2003-03-26 | 2008-12-24 | 三洋電機株式会社 | Incorrect writing prevention circuit and semiconductor device including the erroneous writing prevention circuit |
US6973519B1 (en) | 2003-06-03 | 2005-12-06 | Lexar Media, Inc. | Card identification compatibility |
US7219263B1 (en) * | 2003-10-29 | 2007-05-15 | Qlogic, Corporation | Method and system for minimizing memory corruption |
US7164561B2 (en) * | 2004-02-13 | 2007-01-16 | Sandisk Corporation | Voltage regulator using protected low voltage devices |
US7725628B1 (en) | 2004-04-20 | 2010-05-25 | Lexar Media, Inc. | Direct secondary device interface by a host |
US7370166B1 (en) | 2004-04-30 | 2008-05-06 | Lexar Media, Inc. | Secure portable storage device |
US7669190B2 (en) | 2004-05-18 | 2010-02-23 | Qlogic, Corporation | Method and system for efficiently recording processor events in host bus adapters |
US7464306B1 (en) | 2004-08-27 | 2008-12-09 | Lexar Media, Inc. | Status of overall health of nonvolatile memory |
US7594063B1 (en) | 2004-08-27 | 2009-09-22 | Lexar Media, Inc. | Storage capacity status |
DE102005002752B4 (en) * | 2005-01-20 | 2008-03-27 | Siemens Ag | Power supply device for a bus device and bus device |
US7391193B2 (en) * | 2005-01-25 | 2008-06-24 | Sandisk Corporation | Voltage regulator with bypass mode |
CN101216796B (en) * | 2007-01-05 | 2011-06-22 | 鸿富锦精密工业(深圳)有限公司 | Automatic floppy detection device |
CN101923145B (en) * | 2009-06-15 | 2013-01-23 | 凌通科技股份有限公司 | Power detection circuit, portable device and method for preventing data loss |
JP5789759B2 (en) | 2010-03-16 | 2015-10-07 | パナソニックIpマネジメント株式会社 | Information processing apparatus, nonvolatile storage device, information processing system, and nonvolatile memory controller |
US9710031B2 (en) * | 2010-12-30 | 2017-07-18 | Silicon Laboratories Inc. | Analog interface for a microprocessor-based device |
US8638161B2 (en) * | 2011-07-20 | 2014-01-28 | Nxp B.V. | Power control device and method therefor |
KR101988430B1 (en) * | 2012-11-12 | 2019-06-13 | 삼성전자주식회사 | Memory controller and user system including the same |
CN103869885A (en) * | 2012-12-18 | 2014-06-18 | 鸿富锦精密工业(深圳)有限公司 | Expansion card and mainboard supporting expansion card |
US10276239B2 (en) * | 2017-04-27 | 2019-04-30 | Ememory Technology Inc. | Memory cell and associated array structure |
WO2022073177A1 (en) * | 2020-10-09 | 2022-04-14 | Micron Technology, Inc. | Improved power supply for memory device |
CN115497522B (en) * | 2022-11-17 | 2023-03-14 | 合肥康芯威存储技术有限公司 | Storage device and data protection method thereof |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5329491A (en) * | 1993-06-30 | 1994-07-12 | Intel Corporation | Nonvolatile memory card with automatic power supply configuration |
US5430682A (en) * | 1993-01-22 | 1995-07-04 | Nec Corporation | Semiconductor integrated circuit device having internal step-down power voltage generator with auxiliary current path for keeping step-down power voltage constant |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6478397A (en) * | 1987-09-18 | 1989-03-23 | Mitsubishi Electric Corp | Ic card writing system |
JP2778199B2 (en) * | 1990-04-27 | 1998-07-23 | 日本電気株式会社 | Internal step-down circuit |
US5671179A (en) * | 1994-10-19 | 1997-09-23 | Intel Corporation | Low power pulse generator for smart voltage flash eeprom |
JPH08203288A (en) * | 1995-01-23 | 1996-08-09 | Nec Ic Microcomput Syst Ltd | On-board writing control device |
US5596532A (en) * | 1995-10-18 | 1997-01-21 | Sandisk Corporation | Flash EEPROM self-adaptive voltage generation circuit operative within a continuous voltage source range |
-
1996
- 1996-11-13 DE DE69627176T patent/DE69627176T2/en not_active Expired - Lifetime
- 1996-11-13 EP EP96941337A patent/EP0861468B1/en not_active Expired - Lifetime
- 1996-11-13 CN CN96198215.2A patent/CN1202255A/en active Pending
- 1996-11-13 US US08/748,867 patent/US5818781A/en not_active Expired - Lifetime
- 1996-11-13 WO PCT/US1996/018036 patent/WO1997020269A1/en active IP Right Grant
- 1996-11-13 JP JP52050597A patent/JP4299883B2/en not_active Expired - Fee Related
-
2006
- 2006-04-04 JP JP2006103117A patent/JP4115494B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5430682A (en) * | 1993-01-22 | 1995-07-04 | Nec Corporation | Semiconductor integrated circuit device having internal step-down power voltage generator with auxiliary current path for keeping step-down power voltage constant |
US5329491A (en) * | 1993-06-30 | 1994-07-12 | Intel Corporation | Nonvolatile memory card with automatic power supply configuration |
Non-Patent Citations (1)
Title |
---|
See also references of EP0861468A4 * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1654628A2 (en) * | 2003-08-01 | 2006-05-10 | SanDisk Corporation | Voltage regulator with bypass for multi-voltage storage system |
EP1551031A2 (en) * | 2003-12-31 | 2005-07-06 | Samsung Electronics Co., Ltd. | Semiconductor device card |
EP1551031A3 (en) * | 2003-12-31 | 2006-07-19 | Samsung Electronics Co., Ltd. | Semiconductor device card |
Also Published As
Publication number | Publication date |
---|---|
CN1202255A (en) | 1998-12-16 |
DE69627176D1 (en) | 2003-05-08 |
EP0861468B1 (en) | 2003-04-02 |
JP4299883B2 (en) | 2009-07-22 |
JP4115494B2 (en) | 2008-07-09 |
US5818781A (en) | 1998-10-06 |
EP0861468A4 (en) | 1998-10-07 |
JP2000500892A (en) | 2000-01-25 |
JP2006252570A (en) | 2006-09-21 |
EP0861468A1 (en) | 1998-09-02 |
DE69627176T2 (en) | 2004-02-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5818781A (en) | Automatic voltage detection in multiple voltage applications | |
US6091617A (en) | Automatic power supply selector for ACPI-compliant PCI devices | |
US10162774B2 (en) | Intelligent voltage regulator | |
JP3477781B2 (en) | IC card | |
US8073643B2 (en) | Semiconductor device | |
US5894423A (en) | Data processing system having an auto-ranging low voltage detection circuit | |
US20060047982A1 (en) | Mult-interface auto-switch circuit and memory device with dual interface auto-switch circuit | |
WO2008075292A2 (en) | Power-on temperature sensor/spd detect | |
US6498759B2 (en) | System for automatic generation of suitable voltage source on motherboard | |
US7003655B2 (en) | Detection circuit and method for clearing BIOS configuration memory | |
US6696771B2 (en) | Power switch for external module adapted to interface with a portable information handling system | |
US6724678B2 (en) | Nonvolatile semiconductor memory unit | |
US20090161472A1 (en) | Memory voltage control circuit | |
US20040268194A1 (en) | Test card for multiple functions testing | |
US6903583B1 (en) | Power supply shutdown control | |
CN110275852B (en) | Electronic device and hot plug protection circuit | |
CN112214092B (en) | SSD (solid State disk) hard disk power supply time sequence control circuit and method | |
US20230273660A1 (en) | Electronic circuit for outputting voltage based on a plurality of input voltages | |
KR0130785Y1 (en) | Card exchange detecting device | |
JP3562524B2 (en) | IC card |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 96198215.2 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CA CN IL JP KP KR SG VN |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1996941337 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 1997 520505 Country of ref document: JP Kind code of ref document: A |
|
WWP | Wipo information: published in national office |
Ref document number: 1996941337 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: CA |
|
WWG | Wipo information: grant in national office |
Ref document number: 1996941337 Country of ref document: EP |