WO1997013346A1 - Atm switch with vc priority buffers - Google Patents
Atm switch with vc priority buffers Download PDFInfo
- Publication number
- WO1997013346A1 WO1997013346A1 PCT/US1996/015737 US9615737W WO9713346A1 WO 1997013346 A1 WO1997013346 A1 WO 1997013346A1 US 9615737 W US9615737 W US 9615737W WO 9713346 A1 WO9713346 A1 WO 9713346A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- arbitration
- output
- fifo
- buffer
- cells
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/20—Support for services
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5651—Priority, marking, classes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
- H04L2012/5679—Arbitration or scheduling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
- H04L2012/5681—Buffer or queue management
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1515—Non-blocking multistage, e.g. Clos
- H04L49/1523—Parallel switch fabric planes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3009—Header conversion, routing tables or routing tags
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/50—Overload detection or protection within a single switching element
- H04L49/505—Corrective measures
- H04L49/508—Head of Line Blocking Avoidance
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/55—Prevention, detection or correction of errors
- H04L49/552—Prevention, detection or correction of errors by ensuring the integrity of packets received through redundant connections
Definitions
- the invention relates to an asynchronous transfer mode (ATM) network switch. More particularly, the invention relates to an ATM switch having cell buffers for each virtual connection (VC) and means for outputting cells according to their VC priority.
- ATM asynchronous transfer mode
- cells of data conventionally comprising fifty-three bytes (forty-eight bytes carrying data and the remaining five bytes defining the cell header, the address and related information) pass through the network on a virtual connection at an agreed upon rate related to the available bandwidth and the level or service paid for.
- the agreed upon rate will relate not only to the steady average flow of data, but will also limit the peak flow rates.
- the network will include, for example at the boundary between different networks, means for policing the flow.
- the flow policing means typically includes a "leaky bucket" device which assesses the peak and average flow rates of cells on a VC and if required either downgrades the cells' priority or discards cells.
- a "leaky bucket” device which assesses the peak and average flow rates of cells on a VC and if required either downgrades the cells' priority or discards cells.
- the traffic shaping mechanism broadly comprises means for determining for each cell received an onward transmission time dependent upon the time interval between the arrival of the cell and the time of arrival of the preceding cell on the same VC, buffer means for storing each new cell at an address corresponding to the onward transmission time, and means for outputting cells from the buffer means at a time corresponding to the address thereof.
- the traffic shaping mechanism results in cells being output at a rate which is related to the rate at which they are received which eliminates or minimizes bunching.
- an ATM switch includes a plurality of slot controllers each having at least one external network link and a link to a switch fabric, the slot controllers receiving ATM cells from the network and transmitting cells to other slot controllers via the switch fabric and receiving cells from the switch fabric and transmitting cells onto the network.
- Each slot controller is provided with a plurality of FIFO buffers, one cell FIFO for each VC established on the switch and one arbitration FIFO for each priority level, and a FIFO controller.
- the cell header is examined to determine the VCI and the priority level.
- the slot controller examines the switch fabric to find a path for the VC, selects a VC FIFO for the VC, pushes the cell into the VC FIFO, increments a counter for the VC FIFO, and, if the VC FIFO was previously empty, writes a pointer to the arbitration FIFO for the priority level of the cell FIFO.
- the arbitration FIFOs are examined according to a schedule and cells are popped from VC FIFOs according to priority for exit from the slot controller. According to one embodiment of the invention, the highest priority arbitration FIFO is always examined first and none of the lower priority arbitration FIFOs are examined unless the highest priority arbitration FIFO is empty.
- timers are set for the lower priority arbitration FIFOs and if a timer expires for a lower priority arbitration FIFO, it is examined regardless of the contents of the highest priority arbitration FIFO.
- the slot controllers are coupled to two switch fabrics and two sets of arbitration FIFOs are used, one set for each switch fabric. Prior to popping a cell from a FIFO into the switch fabric, the switch fabric is examined to determine if the path is broken and whether an alternate path exists through the second switch fabric. If an alternate path is available, the cell is not sent, but the pointer for the VC FIFO is pushed into the corresponding arbitration FIFO for the second switch fabric.
- the FIFO buffers may be arranged only to buffer the flow of cells from the slot controller into the switch matrix.
- a second set of FIFO buffers may be arranged to buffer the flow of cells from the switch matrix into the slot controller.
- the buffering system of the invention may be used with or without traffic shaping
- FIG. 1 is a high level schematic diagram of an ATM switch according to the invention.
- Figure 2 is a high level schematic diagram of a slot controller according to a first embodiment of the invention.
- Figure 3 is a high level schematic diagram of a cell buffering system according to one embodiment of the invention.
- Figure 4 is a schematic flow chart of how cells entering the buffering system are handled
- Figure 5 is a schematic flow chart of how cells exiting the buffering system are handled
- Figure 6 is a high level schematic diagram of a cell buffering system according to another embodiment of the invention.
- an ATM switch 10 includes a plurality of controllers (which are often called “slot controllers' or “link controllers”) 12a-12g and two dynamic crosspoint switch fabrics 14, 14'.
- Each slot controller has at least one external link 16a-16h to an ATM network (not shown) , an input link 18a-18h to the switch fabric 14, an output link 20a-20h from the switch fabric 14, an input link 18'a-18'h to the switch fabric 14', and an output link 20'a-20'h from the switch fabric 14'.
- This general arrangement is described in co- owned UK Patent Application No. 9507454.8 and UK Patent Application No. 9505358.3 which are hereby incorporated herein in their entireties.
- each slot controller 12 has an input cell processor 22, an output cell processor 24, and a cell buffering system 26.
- the cell buffering system 26 is coupled to the input cell processor 22 for buffering cells received from the ATM network before they pass through the switch 10.
- the output cell processor 24 is conventional and handles such functions as writing cell headers with new VPI/VCI information before passing cells onto the network.
- the input cell processor 22 is unconventional in that it controls the buffering system 26 in addition to other conventional functions such as reading cell headers and routing cells through the switch fabric to another slot controller.
- the buffering system 26 generally includes a plurality of VC FIFOs 30a, 30b, 30c, ..., 30n , a plurality of priority level arbitration FIFOs 32a-32d, 32'a-32'd, and a plurality of OAM FIFOs 34a-34d.
- the FIFOs are coupled to the input cell processor and controlled by the input cell processor as described below with reference to Figures 4 and 5.
- the VC FIFOs are not individual hardware components but are rather dynamically configured in RAM as needed. The number of FIFOs created depends on the number of VCs being handled by the particular slot controller.
- each VC FIFO would be a 64K FIFO, although FIFOs of different sizes could be used depending on the number of cells expected for a particular VC.
- the arbitration FIFOs are preferably also dynamically configured in RAM. The number of arbitration FIFOs corresponds to the number of priority levels for VCs through the switch. As shown in Figure 3, there are four arbitration FIFOs representing the current ATM priority levels of "0" through "3" ("0" being the highest priority) . In the presently preferred embodiment, a separate set of arbitration FIFOs is used for each switch fabric.
- FIFOs 32a-32d would be used for switch fabric 14 ( Figure 1) and FIFOs 32'a-32'd would be used for switch fabric 14'.
- the OAM FIFOs 34a-34d are also preferably dynamically configured in RAM. The number of OAM FIFOs corresponds to the number of priority levels.
- the input cell processor 22 utilizes the OAM FIFOs to buffer Operations and Maintenance cells which are handled by an OAM processor (not shown) .
- Figure 4 illustrates cells entering the buffer system
- Figure 5 illustrates cells exiting the buffer system.
- the cell processor inspects the switch fabric at 54 to determine whether a path is available for the VC. If, at 56, it is determined that no path exists for the VC, the cell is discarded at 58. If a path does exist, the cell processor pushes the cell into VC FIFO(n), where "n" represents the VC, and increments a cell counter for VC FIFO(n) at 60.
- a pointer pointing to VC FIFO(n) is written and pushed at 64 into the appropriate arbitration FIFO depending on the priority level of the cell which was determined at 52.
- the cell processor then returns to 50 to examine the next cell received from the network. If it is determined at 62 that the VC FIFO was not previously empty, no pointer is written and the cell processor returns to 50 to examine the next cell received from the network. This process is repeated for each cell received by the input cell processor and new VC FIFOs are created as needed for new VCs.
- the cell processor outputs cells to the switch fabric from the VC FIFOs according to a selected procedure.
- Figure 5 shows a presently preferred procedure with optional portions shown in phantom line boxes.
- the output procedure starts at 70.
- the arbitration FIFOs are examined to determine whether they contain pointers to VC FIFOs.
- the highest priority FIFO(0) is always examined first at 72. If the FIFO is not empty, the top pointer in the FIFO is popped at 74. At 76, the VC FIFO to which the pointer points is popped and the cell count for the VC FIFO is decremented. If it is determined at 78 that the cell count of the VC FIFO is zero, the procedure returns to the start 70 and examines the arbitration FIFO(0) again at 72.
- the pointer to the VC FIFO is pushed back into the arbitration FIFO(O) at 80 and the procedure then returns to start 70 and examines the arbitration FIFO(0) again at 72.
- none of the other arbitration FIFOs are examined until the FIFO(O) is empty as determined at 72. If it is determined at 72 that the arbitration FIFO(0) is empty, the procedure goes to 82 and examines the contents of arbitration FIFO(l).
- the procedure returns to the start at 70. Only if it is determined at 82 that the arbitration FIFO(l) is empty, will the procedure go to 92 to examine the contents of arbitration FIFO(2) . If, at 82, it is determined that the arbitration FIFO(l) is empty, the procedure described above is repeated at 92-100 with respect to the arbitration FIFO(2).
- the above simplified embodiment of the invention may be enhanced by setting a timer for each of the three lower level arbitration FIFOs.
- timers are examined at 112-116 before examining the arbitration FIFO(0).
- the timer for arbitration FIFO(l) is examined at 112 and if it has expired the procedure goes to 82 where the arbitration FIFO(l) is examined as described above.
- the timer for arbitration FIFO(l) is reset at 118 before the procedure returns to start at 70.
- the timer for arbitration FIFO(2) is examined at 114 and if it has expired the procedure goes to 92 where the arbitration FIFO(2) is examined as described above. In addition, the timer for arbitration FIFO(2) is reset at 120 before the procedure returns to start at 70. If the timer for arbitration FIFO(2) has not expired as determined at 114, the timer for arbitration FIFO(3) is examined at 116 and if it has expired the procedure goes to 102 where the arbitration FIFO(3) is examined as described above. In addition, the timer for arbitration FIFO(3) is reset at 122 before the procedure returns to start at 70. In this embodiment, the decisions at 82, 92, and 102 may be modified such that upon determining that an arbitration FIFO is empty, the procedure returns to start, rather than to examine the next arbitration FIFO.
- the procedure may be further enhanced by testing whether paths through the switch fabric have broken. For example, after the VC pointer is popped at 74, but before the cell is popped from the VC FIFO into the switch, the cell processor determines at 124 if the switch fabric path for this VC is broken. If it is, the cell processor determines at 126 whether an alternate path is available through the second switch fabric. If an alternative path is available, the cell processor pushes the pointer at 128 into the appropriate arbitration FIFO for the second switch fabric and then returns to start at 70. If the path is broken and no alternative path is available, the cell is discarded at 130. It will be appreciated that this testing of the switch fabric may be implemented for each arbitration FIFO.
- routines at 82-90, 92-100, and 102-110 would be modified to include the same steps as described with reference to 124-130.
- pointers stored in the arbitration FIFOs preferably include information for output port number, switch fabric preference, and priority, in addition to the VC information.
- the arbitration of the buffering system can be further enhanced to deal with "blocked ports".
- another arbitration FIFO is created for pointers to VCs having blocked ports.
- the blocked port arbitration FIFO is then given the highest priority. Since the presence of a single blocked port could, under this system, prevent all cells from being transmitted until a particular port becomes un-blocked, the pointers in the blocked port arbitration FIFO are preferably recycled each time a pointer encounters a blocked port. In other words, when a pointer is popped from a blocked port arbitration FIFO, the pointer is pushed back to the bottom of the FIFO if it points to a VC which continues to have a blocked port.
- a separate blocked port FIFO is provided for each priority arbitration FIFO so that the blocked ports are also dealt with according to priority level.
- the cell buffering systems described above are suitably used to buffer cells entering the ATM switch. However, similar systems can be used to buffer cells exiting the ATM switch when no traffic shaping is required, e.g. constant bit rate (CBR) traffic.
- CBR constant bit rate
- the buffering system described above can be used in conjunction with the traffic shaping system described in the above-referenced co-owned application. Still alternatively, the buffering system described above can be employed where the cells exit the switch and modified to accomplish traffic shaping.
- Figure 6 shows a buffer system according to the invention arranged to buffer cells exiting the switch and for traffic shaping.
- the buffering system 226 is similar to the buffering system 26 described above with similar components identified with similar reference numerals increased by 200.
- the system 226 generally includes a plurality of VC FIFOs 230a, 230b, 230c, ..., 230n , a plurality of priority level arbitration FIFOs 232a-232d, and a plurality of OAM FIFOs 234a- 234d.
- the FIFOs are coupled to the output cell processor 24 and controlled by the output cell processor as described above with the following differences.
- a separate set of priority arbitration buffers is provided for each external data link on the slot controller. For example, as shown in Figure 6, there are eight arbitration FIFOs shown for each class of traffic 232a- 232d.
- the arbitration FIFOs are preferably examined for a particular priority for each data link in sequence. In other words, the first of eight FIFOs 232a is read for a pointer, then the next of the eight FIFOs 232a is read for a pointer, until each of the eight FIFOs 232a is read for a pointer. Otherwise, the arbitration operates in substantially the same manner as described above with regard to the system 26.
- the buffering system 226 may also include a set of traffic shaping buffers 235a-235d containing pointers having addresses which correspond to the time at which the cell pointed to is to be sent.
- This corresponds to the traffic shaping system described in the previously referenced co- owned patent application with the following difference: the pointers in the traffic shaping buffers point to a VC FIFO rather than to a particular cell.
- a pointer to a VC FIFO (230a, 230b, 230c, ..., 230n) may be written in either a priority arbitration FIFO 232a-232d, or to an appropriate traffic shaping FIFO 235a-235d.
- the management of the arbitration and VC FIFOs could be accomplished by a separate processor and not delegated to the input and output cell processors.
- the ATM switch has been disclosed as having eight slot controllers and the slot controllers have been shown with eight data links, it will be understood that different numbers of slot controllers and data links can be used.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP96933990A EP0853851A4 (en) | 1995-10-03 | 1996-10-02 | Atm switch with vc priority buffers |
AU72517/96A AU7251796A (en) | 1995-10-03 | 1996-10-02 | Atm switch with vc priority buffers |
US09/029,295 US6445708B1 (en) | 1995-10-03 | 1996-10-02 | ATM switch with VC priority buffers |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9520147.1 | 1995-10-03 | ||
GB9520147A GB2306076B (en) | 1995-10-03 | 1995-10-03 | ATM network switch |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1997013346A1 true WO1997013346A1 (en) | 1997-04-10 |
Family
ID=10781673
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1996/015737 WO1997013346A1 (en) | 1995-10-03 | 1996-10-02 | Atm switch with vc priority buffers |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP0853851A4 (en) |
AU (1) | AU7251796A (en) |
CA (1) | CA2231243A1 (en) |
GB (1) | GB2306076B (en) |
WO (1) | WO1997013346A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6084855A (en) * | 1997-02-18 | 2000-07-04 | Nokia Telecommunications, Oy | Method and apparatus for providing fair traffic scheduling among aggregated internet protocol flows |
EP1096736A2 (en) * | 1999-10-25 | 2001-05-02 | Kabushiki Kaisha Toshiba | Line interface integrated circuit and packet switch |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2337401B (en) * | 1998-05-11 | 2003-04-23 | Gen Datacomm Advanced Res Ct L | Cell processor |
GB2337407A (en) * | 1998-05-11 | 1999-11-17 | Gen Datacomm Adv Res | Data switch |
US6240075B1 (en) * | 1999-01-25 | 2001-05-29 | Trw Inc. | Satellite communication routing arbitration techniques |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5150358A (en) * | 1990-08-23 | 1992-09-22 | At&T Bell Laboratories | Serving constant bit rate traffic in a broadband data switch |
US5499238A (en) * | 1993-11-06 | 1996-03-12 | Electronics And Telecommunications Research Institute | Asynchronous transfer mode (ATM) multiplexing process device and method of the broadband integrated service digital network subscriber access apparatus |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2272820B (en) * | 1992-11-14 | 1996-08-07 | Roke Manor Research | Improvements in or relating to asynchronous transfer mode communication systems |
GB9405406D0 (en) * | 1994-03-18 | 1994-05-04 | Netcomm Ltd | Atm cell switch |
GB2288095A (en) * | 1994-03-23 | 1995-10-04 | Roke Manor Research | Improvements in or relating to asynchronous transfer mode (ATM) systems |
-
1995
- 1995-10-03 GB GB9520147A patent/GB2306076B/en not_active Expired - Fee Related
-
1996
- 1996-10-02 AU AU72517/96A patent/AU7251796A/en not_active Abandoned
- 1996-10-02 WO PCT/US1996/015737 patent/WO1997013346A1/en not_active Application Discontinuation
- 1996-10-02 EP EP96933990A patent/EP0853851A4/en not_active Withdrawn
- 1996-10-02 CA CA002231243A patent/CA2231243A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5150358A (en) * | 1990-08-23 | 1992-09-22 | At&T Bell Laboratories | Serving constant bit rate traffic in a broadband data switch |
US5499238A (en) * | 1993-11-06 | 1996-03-12 | Electronics And Telecommunications Research Institute | Asynchronous transfer mode (ATM) multiplexing process device and method of the broadband integrated service digital network subscriber access apparatus |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6084855A (en) * | 1997-02-18 | 2000-07-04 | Nokia Telecommunications, Oy | Method and apparatus for providing fair traffic scheduling among aggregated internet protocol flows |
WO2000056114A1 (en) * | 1997-02-18 | 2000-09-21 | Nokia Networks Oy | Method and apparatus for providing fair traffic scheduling among aggregated internet protocol flows |
EP1096736A2 (en) * | 1999-10-25 | 2001-05-02 | Kabushiki Kaisha Toshiba | Line interface integrated circuit and packet switch |
EP1096736A3 (en) * | 1999-10-25 | 2004-04-28 | Kabushiki Kaisha Toshiba | Line interface integrated circuit and packet switch |
US6785290B1 (en) | 1999-10-25 | 2004-08-31 | Kabushiki Kaisha Toshiba | Line interface integrated circuit and packet switch |
Also Published As
Publication number | Publication date |
---|---|
GB9520147D0 (en) | 1995-12-06 |
EP0853851A1 (en) | 1998-07-22 |
CA2231243A1 (en) | 1997-04-10 |
GB2306076A (en) | 1997-04-23 |
EP0853851A4 (en) | 2001-10-04 |
GB2306076B (en) | 2000-03-22 |
AU7251796A (en) | 1997-04-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5271004A (en) | Asynchronous transfer mode switching arrangement providing broadcast transmission | |
US6229789B1 (en) | Congestion avoidance in an ATM switch | |
US6295295B1 (en) | Scheduler for an information packet switch | |
US5991295A (en) | Digital switch | |
US5513178A (en) | Cell multiplexing apparatus in ATM network | |
US5828653A (en) | Quality of service priority subclasses | |
US5898689A (en) | Packet network interface | |
EP0473330B1 (en) | Serving constant bit rate traffic in a broadband data switch | |
US5870396A (en) | Output queueing in a broadband multi-media satellite and terrestrial communications network | |
US6018518A (en) | Flow control in a cell switched communication system | |
CA2235287A1 (en) | Improvements in or relating to an atm switch | |
US6128306A (en) | Cell queue formation in an ATM switch | |
US6430153B1 (en) | Trunk delay simulator | |
US6005868A (en) | Traffic shaping device | |
IL124011A (en) | Atm switch | |
JPH1127291A (en) | Method and device for extension of on-chip fifo to local memory | |
US6144640A (en) | ATM switch | |
US6122253A (en) | ATM network switch with congestion control | |
US6493315B1 (en) | ATM switch for routing different cell types | |
US6044060A (en) | Traffic shaping ATM network switch | |
US6327246B1 (en) | Controlled available bit rate service in an ATM switch | |
WO1997020415A1 (en) | Controlled available bit rate service in an atm switch | |
WO1997013346A1 (en) | Atm switch with vc priority buffers | |
US6445708B1 (en) | ATM switch with VC priority buffers | |
US6404767B1 (en) | Architecture for ABR processing within an ATM switch |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AU CA GB US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
ENP | Entry into the national phase |
Ref document number: 2231243 Country of ref document: CA Ref country code: CA Ref document number: 2231243 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09029295 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1996933990 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1996933990 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1996933990 Country of ref document: EP |