WO1997004556A1 - Link buffer sharing method and apparatus - Google Patents
Link buffer sharing method and apparatus Download PDFInfo
- Publication number
- WO1997004556A1 WO1997004556A1 PCT/US1996/011934 US9611934W WO9704556A1 WO 1997004556 A1 WO1997004556 A1 WO 1997004556A1 US 9611934 W US9611934 W US 9611934W WO 9704556 A1 WO9704556 A1 WO 9704556A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- εaid
- receiver
- link
- count
- data
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/18—End to end
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
- G06F15/17356—Indirect interconnection networks
- G06F15/17368—Indirect interconnection networks non hierarchical topologies
- G06F15/17375—One dimensional, e.g. linear array, ring
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/46—Interconnection of networks
- H04L12/4604—LAN interconnection over a backbone network, e.g. Internet, Frame Relay
- H04L12/4608—LAN interconnection over ATM networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L12/5602—Bandwidth control in ATM Networks, e.g. leaky bucket
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/11—Identifying congestion
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/26—Flow control; Congestion control using explicit feedback to the source, e.g. choke packets
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/26—Flow control; Congestion control using explicit feedback to the source, e.g. choke packets
- H04L47/266—Stopping or restarting the source, e.g. X-on or X-off
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/29—Flow control; Congestion control using a combination of thresholds
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/30—Flow control; Congestion control in combination with information about buffer occupancy at either end or at transit nodes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/50—Queue scheduling
- H04L47/62—Queue scheduling characterised by scheduling criteria
- H04L47/621—Individual queue per connection or flow, e.g. per VC
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
- H04L49/104—Asynchronous transfer mode [ATM] switching fabrics
- H04L49/105—ATM switching elements
- H04L49/106—ATM switching elements using space switching, e.g. crossbar or matrix
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
- H04L49/104—Asynchronous transfer mode [ATM] switching fabrics
- H04L49/105—ATM switching elements
- H04L49/107—ATM switching elements using shared medium
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1515—Non-blocking multistage, e.g. Clos
- H04L49/153—ATM switching fabrics having parallel switch planes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1553—Interconnection of ATM switching modules, e.g. ATM switching fabrics
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1553—Interconnection of ATM switching modules, e.g. ATM switching fabrics
- H04L49/1576—Crossbar or matrix
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/20—Support for services
- H04L49/201—Multicast operation; Broadcast operation
- H04L49/203—ATM switching fabrics with multicast or broadcast capabilities
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding in a switch fabric
- H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
- H04L49/255—Control mechanisms for ATM switching fabrics
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding in a switch fabric
- H04L49/256—Routing or path finding in ATM switching fabrics
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
- H04L49/309—Header conversion, routing tables or routing tags
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/45—Arrangements for providing or supporting expansion
- H04L49/455—Provisions for supporting expansion in ATM switches
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
- H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
- H04Q11/0478—Provisions for broadband connections
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0682—Clock or time synchronisation in a network by delay compensation, e.g. by compensation of propagation delay or variations thereof, by ranging
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5614—User Network Interface
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5614—User Network Interface
- H04L2012/5616—Terminal equipment, e.g. codecs, synch.
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5625—Operations, administration and maintenance [OAM]
- H04L2012/5627—Fault tolerance and recovery
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5628—Testing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5629—Admission control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5629—Admission control
- H04L2012/5631—Resource management and allocation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5629—Admission control
- H04L2012/5631—Resource management and allocation
- H04L2012/5632—Bandwidth allocation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5629—Admission control
- H04L2012/5631—Resource management and allocation
- H04L2012/5632—Bandwidth allocation
- H04L2012/5634—In-call negotiation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5629—Admission control
- H04L2012/5631—Resource management and allocation
- H04L2012/5632—Bandwidth allocation
- H04L2012/5635—Backpressure, e.g. for ABR
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/564—Connection-oriented
- H04L2012/5642—Multicast/broadcast/point-multipoint, e.g. VOD
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/564—Connection-oriented
- H04L2012/5643—Concast/multipoint-to-point
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5647—Cell loss
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5647—Cell loss
- H04L2012/5648—Packet discarding, e.g. EPD, PTD
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5649—Cell delay or jitter
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5651—Priority, marking, classes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5652—Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5672—Multiplexing, e.g. coding, scrambling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
- H04L2012/5679—Arbitration or scheduling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
- H04L2012/5681—Buffer or queue management
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
- H04L2012/5681—Buffer or queue management
- H04L2012/5682—Threshold; Watermark
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
- H04L2012/5681—Buffer or queue management
- H04L2012/5683—Buffer or queue management for avoiding head of line blocking
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5685—Addressing issues
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
- H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
- H04L69/324—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the data link layer [OSI layer 2], e.g. HDLC
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/046—Speed or phase control by synchronisation signals using special codes as synchronising signal using a dotting sequence
Definitions
- This application relates to communications methods and apparatus in a distributed switching architecture, and in particular to buffer sharing methods and apparatus in a distributed switching architecture.
- FCVC Flow Controlled Virtual Connection
- This protocol involves a credit-based flow control system, where a number of connections exist within the same link with the necessary buffers established and flow control monitored on a per-connection basis. Buffer usage over a known time interval, the link round-trip time, is determined in order to calculate the per-connection bandwidth. A trade-off is established between maximum bandwidth and buffer allocation per connection. Such per- connection feedback and subsequent flow control at the transmitter avoids data loss from an inability of the downstream element to store data cells sent from the upstream element.
- the flow control protocol isolates each connection, ensuring lossless cell transmission for that connection.
- Connection-level flow control results in a trade-off between update frequency and the realized bandwidth for the connection.
- High update frequency has the effect of minimizing situations in which a large number of receiver cell buffers are available, though the transmitter incorrectly believes the buffers to be unavailable. Thus it reduces the number of buffers that must be set aside for a connection.
- a high update frequency to control a traffic flow will require a high utilization of bandwidth (in the reverse direction) to supply the necessary flow control buffer update information where a large number of connections exist in the same link. Realizing that transmission systems are typically symmetrical with traffic flowing in both directions, and flow control buffer update information likewise flowing in both directions, it is readily apparent that a high update frequency is wasteful of the bandwidth of the link.
- the presently claimed invention provides buffer state flow control at the link level, otherwise known as link flow control, in addition to the flow control on a per-connection basis.
- link flow control may have a high update frequency, whereas connection flow control information may have a low update frequency.
- the end result is a low effective update frequency ⁇ ince link level flow control exists only once per link basis whereas the link typically has many connections within it, each needing their own flow control. This minimizes the wasting of link bandwidth to transmit flow control update information.
- buffers may be allocated from a pool of buffers and thus connections may share in access to available buffers.
- Sharing buffers means that fewer buffers are needed since the projected buffers required for a link in the defined known time interval may be shown to be less than the projected buffers that would be required if independently calculated and summed for all of the connections within the link for the same time interval. Furthermore, the high update frequency that may be used on the link level flow control without undue wasting of link bandwidth, allows further minimization of the buffers that must be assigned to a link. Minimizing the number of cell buffers at the receiver significantly decreases net receiver cost.
- the link can be defined either as a physical link or as a logical grouping comprised of logical connections.
- the resultant system has eliminated both defects of the presently known art. It eliminates the excessive wasting of link bandwidth that results from reliance on a per-connection flow control mechanism alone, while taking advantage of both a high update frequency at the link level and buffer sharing to minimize the buffer requirements of the receiver. Yet this flow control mechanism still ensures the same lossless transmission of cells as would the prior art.
- Fig. 1 is a block diagram of a connection-level flow control apparatus as known in the prior art
- Fig. 2 is a block diagram of a link-level flow control apparatus according to the present invention.
- Figs. 3A and 3B are flow diagram representations of counter initialization and preparation for cell transmission within a flow control method according to the present invention
- Fig. 4 is a flow diagram representation of cell transmission within the flow control method according to the present invention
- Figs. 5A and 5B are flow diagram representations of update cell preparation and transmission within the flow control method according to the present invention.
- Figs. 6A and 6B are flow diagram representations of an alternative embodiment of the update cell preparation and transmission of Figs. 5A and 5B;
- Figs. 7A and 7B are flow diagram representations of update cell reception within the flow control method according to the present invention
- Figs. 8A, 8B and 8C are flow diagram representations of check cell preparation, transmission and reception within the flow control method according to the present invention
- Figs. 9A, 9B and 9C are flow diagram representations of an alternative embodiment of the check cell preparation, transmission and reception of Figs. 8A, 8B and 8C;
- Fig. 10 illustrates a cell buffer pool according to the present invention as viewed from an upstream element
- Fig. 11 is a block diagram of a link-level flow control apparatus in an upstream element providing prioritized access to a shared buffer resource in a downstream element according to the present invention
- Figs. 12A and 12B are flow diagram representations of counter initialization and preparation for cell transmission within a prioritized access method according to the present invention
- Figs. 13A and 13B illustrate alternative embodiments of cell buffer pools according to the present invention a ⁇ viewed from an upstream element
- Fig. 14 is a block diagram of a flow control apparatus in an upstream element providing guaranteed minimum bandwidth and prioritized access to a shared buffer resource in a downstream element according to the present invention
- Figs. 15A and 15B are flow diagram representations of counter initialization and preparation for cell transmission within a guaranteed minimum bandwidth mechanism employing prioritized access according to the present invention
- Fig. 16 i a block diagram repre ⁇ entation of a transmitter, a data link, and a receiver in which the presently disclo ⁇ ed joint flow control mechani ⁇ m is implemented;
- Fig. 17 illustrates data structures associated with queues in the receiver of Fig. 16.
- connection-level flow control the resources required for connection-level flow control are presented.
- the illustrated configuration of Fig. 1 is presently known in the art.
- a brief discussion of a connection-level flow control arrangement will facilitate an explanation of the presently disclosed link-level flow control method and apparatus.
- One link 10 is shown providing an interface between an upstream transmitter element 12, also known as an UP subsystem, and a downstream receiver element 14, also known as a DP subsystem.
- Each element 12, 14 can act as a switch between other network elements.
- the upstream element 12 in Fig. 1 can receive data from a PC (not shown) . This data is communicated through the link 10 to the downstream element 14 , which in turn can forward the data to a device such as a printer (not shown) .
- the illustrated network elements 12, 14 can themselves be network end-nodes.
- the essential function of the presently described arrangement is the transfer of data cells from the upstream element 12 via a connection 20 in the link 10 to the downstream element 14, where the data cells are temporarily held in cell buffers 28.
- Cell format is known, and is further described in "Quantum Flow Control", Version 1.5.1, dated June 27, 1995 and subsequently published in a later version by the Flow Control Consortium.
- the block labelled Cell Buffers 28 represents a set of cell buffers dedicated to the respective connection 20. Data cells are released from the buffers 28, either through forwarding to another link beyond the downstream element 14, or through cell utilization within the downstream element 14. The latter event can include the construction of data frames from the individual data cells if the downstream element 14 is an end-node such as a work station.
- Each of the upstream and down ⁇ tream elements 12, 14 are controlled by respective processors, labelled UP (Upstream Processor) 16 and DP (Downstream Processor) 18.
- processors labelled UP (Upstream Processor) 16 and DP (Downstream Processor) 18.
- UP Upstream Processor
- DP Downstream Processor
- Associated with each of the processors 16, 18 are sets of buffer counters for implementing the connection-level flow control. These buffer counters are each implemented as an increasing counter/limit register set to facilitate resource usage changes.
- the counters of Fig. 1, described in further detail below, are implemented in a first embodiment in UP internal RAM.
- the counter names discussed and illustrated for the prior art utilize some of the same counter names as used with respect to the presently disclosed flow control method and apparatus. This is merely to indicate the presence of a similar function or element in the prior art with respect to counters, registers, or like elements now disclosed.
- the link 10 which in a first embodiment is a copper conductor, multiple virtual connections 20 are provided.
- the link 10 is a logical grouping of plural virtual connections 20.
- the number of connections 20 implemented within the link 10 depends upon the need ⁇ of the re ⁇ pective network element ⁇ 12, 14, as well as the required bandwidth per connection. In Fig. 1, only one connection 20 and a ⁇ sociated counters are illustrated for simplicity.
- BS_Counter 22 and BS_Limit 24 are provided, BS_Counter 22 and BS_Limit 24.
- each are implemented as fourteen bit counters/regi ⁇ ters, allowing a connection to have 16,383 buffers. This number would support, for example, 139 Mbps, 10,000 kilometer round-trip service.
- the buffer state counters 22, 24 are employed only if the connection 20 in question is flow-control enabled. That is, a bit in a respective connection descriptor, or queue descriptor, of the UP 16 is set indicating the connection 20 is flow-control enabled.
- BS_Counter 22 is incremented by the UP 16 each time a data cell is transferred out of the upstream element 12 and through the as ⁇ ociated connection 20. Periodically, a ⁇ described below, this counter 22 is adjusted during an update event based upon information received from the downstream element 14. BS_Counter 22 thus presents an indication of the number of data cells either currently being transmitted in the connection 20 between the upstream and downstream element ⁇ 12, 14, or yet unrelea ⁇ ed from buffers 28 in the downstream element 14.
- BS_Limit 24 is set at connection configuration time to reflect the number of buffers 28 available within the receiver 14 for this connection 20. For instance, if BS_Counter 22 for this connection 20 indicates that twenty data cells have been transmitted and BS_Limit 24 indicates that thi ⁇ connection 20 is limited to twenty receiver buffers 28, the UP 16 will inhibit further transmi ⁇ ion from the upstream element 12 until an indication is received from the downstream element 14 that further buffer space 28 is available for that connection 20.
- Tx_Counter 26 is used to count the total number of data cells transmitted by the UP 16 through this connection 20. In the first embodiment, this i ⁇ a twenty-eight bit counter which roll ⁇ over at OxFFFFFFF. As described later, Tx_Counter 16 is used during a check event to account for errored cell ⁇ for thi ⁇ connection 20.
- the DP 18 also manages a set of counters for each connection 20.
- Buffer_Limit 30 performs a policing function in the downstream element 14 to protect against misbehaving transmitter ⁇ .
- the buffer_limit regi ⁇ ter 30 indicates the maximum number of cell buffers 28 in the receiver 14 which this connection 20 can use.
- BS_Lim.it 24 is equal to Buffer_Limit 30.
- This function i ⁇ coordinated by network management ⁇ oftware.
- Buffer_Limit 30 To avoid the "dropping" of data cells in transmi ⁇ ion, an increa ⁇ e in buffers per connection is reflected first in Buffer_Limit 30 prior to BS_Limit 24. Conversely, a reduction in the number of receiver buffers per connection is reflected first in BS_Limit 24 and thereafter in Buffer_Limit 30.
- Buffer_Counter 32 provides an indication of the number of buffers 28 in the downstream element 14 which are currently being used for the storage of data cells. As de ⁇ cribed ⁇ ubsequently, this value i ⁇ u ⁇ ed in providing the up ⁇ tream element 12 with a more accurate picture of buffer availability in the down ⁇ tream element 14. Both the Buffer_Limit 30 and Buffer_Counter 32 are fourteen bits wide in the first embodiment.
- N2_Limit 34 determines the frequency of connection flow ⁇ rate communication to the upstream transmitter 12. A cell containing such flow-rate information i ⁇ ⁇ ent upstream every time the receiver element 14 forwards a number of cells equal to N2_Limit 34 out of the receiver element 14. This updating activity is further described subsequently.
- N2_Limit 34 is six bits wide.
- the DP 18 uses N2_Counter 36 to keep track of the number of cells which have been forwarded out of the receiver element 14 since the last time the N2_Limit 34 was reached.
- N2_Counter 36 i ⁇ six bits wide.
- the DP 18 maintain ⁇ Fwd_Counter 38 to maintain a running count of the total number of cell ⁇ forwarded through the receiver element 14.
- Thi ⁇ include ⁇ buffers released when data cells are utilized for data frame construction in an end-node. When the maximum count for this counter 38 is reached, the counter roll ⁇ over to zero and continue ⁇ .
- the total number of cell ⁇ received by the receiver element 14 can be derived by adding Buffer_Counter 32 to Fwd_Counter 38. The latter i ⁇ employed in correcting the tran ⁇ mitter element 12 for errored cell ⁇ during the check event, a ⁇ de ⁇ cribed below.
- Fwd_Counter 38 is twenty-eight bits wide in the first embodiment.
- the DP 18 maintains Rx_Counter 40, a counter which is incremented each time the downstream element 14 receives a data cell through the respective connection 20.
- the value of thi ⁇ counter 40 i ⁇ then u ⁇ able directly in re ⁇ ponse to check cell ⁇ and in the generation of an update cell, both of which will be de ⁇ cribed further below.
- ⁇ teady ⁇ tate data cell ⁇ are tran ⁇ mitted from the tran ⁇ mitter element 12 to the receiver element 14.
- update buffer occupancy information is returned upstream by the receiver element 14 to correct counter values in the transmitter element 12.
- Check mode is used to check for cell ⁇ lo ⁇ t or injected due to tran ⁇ mi ⁇ ion error ⁇ between the upstream transmitter and down ⁇ tream receiver elements 12, 14.
- connection level counters are augmented with " [i]" to indicate as ⁇ ociation with one connection [i] of plural po ⁇ ible connection ⁇ .
- Fig. 3A Prior to any activity, counter ⁇ in the up ⁇ trea and downstream elements 12, 14 are initialized, as illu ⁇ trated in Fig. 3A.
- Initialization includes zeroing counters, and providing initial values to limit registers such as Link_BS_Limit and Link_Buffer_Limit.
- Buffer_Limit[i] is shown being initialized to (RTT*BW) + N2, which represents the round-trip time times the virtual connection bandwidth, plus accommodation for delays in proces ⁇ ing the update cell.
- RTT*BW Link_N2_Limit
- "X" repre ⁇ ent ⁇ the buffer ⁇ tate update frequency for the link
- N2_Limit[i] "Y" represents the buffer state update frequency for each connection.
- the UP 16 of the tran ⁇ mitter element 12 determine ⁇ which virtual connection 20 (VC) has a non-zero cell count (i.e. has a cell ready to transmit), a BS_Counter value less than the BS_Limit, and an indication that the VC is next to send (also in Figs. 3A and 3B) .
- the UP 16 increments BS Counter 22 and Tx Counter 26 whenever the UP 16 tran ⁇ mit ⁇ a data cell over the re ⁇ pective connection 20, assuming flow control is enabled (Fig. 4) .
- Buffer_Counter 32 When a data cell is forwarded out of the receiver element 14, Buffer_Counter 32 is decremented. Buffer_Counter 32 should never exceed Buffer_Limit 30 when the connection- level flow control protocol is enabled, with the exception of when BS_Limit 24 has been decreased and the receiver element 14 has yet to forward sufficient cell ⁇ to bring Buffer_Counter 32 below Buffer_Lim.it 30.
- a buffer ⁇ tate update occur ⁇ when the receiver element 14 ha ⁇ forwarded a number of data cell ⁇ equal to N2_Limit 34 out of the receiver element 14.
- update involves the transfer of the value of Fwd_Counter 38 from the receiver element 14 back to the transmitter element 12 in an update cell, as in Fig. 6A.
- the value of Rx_Counter 40 minus Buffer Counter 32 is conveyed in the update cell, as in Fig. 5A.
- the update cell is used to update the value in BS_Counter 22, as shown for the two embodiments in Fig. 7A. Since BS_Counter 22 is independent of buffer allocation information, buffer allocation can be changed without impacting the performance of this aspect of connection-level flow control.
- Update cells require an allocated bandwidth to ensure a bounded delay. This delay needs to be accounted for, as a component of round-trip time, to determine the buffer allocation for the re ⁇ pective connection.
- the amount of bandwidth allocated to the update cell ⁇ is a function of a counter, Max_Update_Counter (not illustrated) at an a ⁇ sociated downstream transmitter element (not illustrated) .
- Thi ⁇ counter force ⁇ the scheduling of update and check cells, the latter to be discus ⁇ ed sub ⁇ equently.
- An update event occurs as follows, with regard to Figs. 1, 5A and 6A.
- N2_Counter 36 i ⁇ equal to N2_Limit 34 the DP 18 prepare ⁇ an update cell for tran ⁇ mi ⁇ ion back to the upstream element 12 and N2_Counter 36 is set to zero.
- the upstream element 12 receives a connection indicator from the downstream element 14 forwarded cell to identify which connection 20 i ⁇ to be updated.
- the DP 18 causes the Fwd_Counter 38 value to be inserted into an update record payload (Fig. 6A) .
- the DP 18 cause ⁇ the Rx Counter 40 value minu ⁇ the Buffer Counter 32 value to be in ⁇ erted into the update record payload (Fig. 5A) .
- the update cell is tran ⁇ mitted to the upstream element 12.
- the UP 16 receives the connection indicator from the update record to identify the transmitter connection, and extracts the Fwd_Counter 38 value or the Rx_Counter 40 minus Buffer_Counter 32 value from the update record.
- the update event provides the transmitting element 12 with an indication of how many cells originally tran ⁇ mitted by it have now been released from buffers within the receiving element 14, and thus provides the transmitting element 12 with a more accurate indication of receiver element 14 buffer 28 availability for that connection 20.
- the buffer ⁇ tate check event ⁇ erves two purposes: 1) it provides a mechanism to calculate and compensate for cell loss or cell insertion due to transmission errors; and 2) it provides a mechanism to start (or restart) a flow if update cells were lost or if enough data cells were lo ⁇ t that N2_Limit 34 i ⁇ never reached.
- One timer (not ⁇ hown) in the UP ⁇ ubsystem 16 serves all connections.
- the connections are enabled or disabled on a per connection ba ⁇ i ⁇ as to whether to ⁇ end check cell ⁇ from the up ⁇ tream tran ⁇ mitter element 12 to the downstream receiver element 14.
- the check process in the transmitter element 12 involves ⁇ earching all of the connection de ⁇ criptor ⁇ to find one which is check enabled (see Figs. 8A, 9A) .
- Once a minimum pacing interval has elapsed (the check interval) the check cell is forwarded to the receiver element 14 and the next check enabled connection is identified.
- the spacing between check cells for the same connection is a function of the number of active flow- controlled connections times the mandated ⁇ pacing between check cell ⁇ for all connection ⁇ .
- Check cell ⁇ have priority over update cell ⁇ .
- the check event occur ⁇ as follows, with regard to Figs. 8A through 8C and 9A through 9C.
- Each transmit element 12 connection 20 is checked after a timed check interval i ⁇ reached. If the connection i ⁇ flow-control enabled and the connection i ⁇ valid, then a check event is scheduled for tran ⁇ mi ⁇ ion to the receiver element 14.
- a buffer ⁇ tate check cell is generated using the Tx_Counter 26 value for that connection 20 in the check cell payload, and is tran ⁇ mitted u ⁇ ing the connection indicator from the respective connection descriptor (Figs. 8A and 9A) .
- a calculation of errored cells is made at the receiver element 14 by summing Fwd_Counter 38 with Buffer_Counter 32, and subtracting this value from the content ⁇ of the transmitted check cell record, the value of Tx_Counter 26 (Fig. 9B) .
- the value of Fwd_Counter 38 is increased by the errored cell count.
- An update record with the new value for Fwd_Counter 38 is then generated. Thi ⁇ updated Fwd_Counter 38 value ⁇ ub ⁇ equently update ⁇ the BS_Counter 22 value in the tran ⁇ mitter element 12.
- link-level flow control al ⁇ o known as link-level buffer state accounting, is added to connection-level flow control. It is po ⁇ ible for ⁇ uch link-level flow control to be implemented without connection-level flow control. However, a combination of the two is preferable since without connection-level flow control there would be no restriction on the number of buffers a ⁇ ingle connection might consume.
- Link-level flow control enables cell buffer ⁇ haring at a receiver element while maintaining the "no cell lo ⁇ s" guarantee afforded by connection-level flow control. Buffer sharing results in the most efficient use of a limited number of buffers. Rather than provide a number of buffers equal to bandwidth time ⁇ RTT for each connection, a smaller number of buffers is employable in the receiver element 14 since not all connections require a full compliment of buffers at any one time.
- a further benefit of link-level buffer ⁇ tate accounting i ⁇ that each connection i ⁇ provided with an accurate representation of down ⁇ tream buffer availability without necessitating increased reverse bandwidth for each connection. A high-frequency link-level update does not significantly effect overall per-connection bandwidth.
- the upstream transmitter element 12' (FSPP sub ⁇ ystem) partially includes a processor labelled From Switch Port Proces ⁇ or (FSPP) 16'.
- the FSPP processor 16' is provided with two buffer ⁇ tate counters, BS_Counter 22' and BS_Limit 24', and a Tx_Counter 26' each having the same function on a per-connection basi ⁇ as those described with respect to Fig. 1.
- the embodiment of Fig. 2 further include ⁇ a ⁇ et of resources added to the upstream and downstream elements 12', 14' which enable link-level buffer accounting.
- the ⁇ e resources provide similar functions a ⁇ those utilized on a per-connection basis, yet they operate on the link level.
- Link_BS_Counter 50 tracks all cells in flight between the FSPP 16' and elements downstream of the receiver element 14', including cells in transit between the transmitter 12' and the receiver 14' and cells ⁇ tored within receiver 14' buffers 28'.
- Link_BS_Counter 50 i ⁇ modified during a link update event by subtracting either the Link_Fwd_Counter 68 value or the difference between Link_Rx_Counter 70 and Link_Buffer_Counter 62 from the Link_TX_Counter 54 value.
- the link-level counters are implemented in external RAM associated with the FSPP proces ⁇ or 16'.
- Link_BS_Limit 52 limits the number of shared downstream cell buffers 28' in the receiver element 14' to be shared among all of the flow-control enabled connections 20'.
- Link_BS_Counter 50 and Link_BS_Limit 52 are both twenty bit ⁇ wide.
- Link_TX_Counter 54 tracks all cells transmitted onto the link 10'. It is u ⁇ ed during the link-level update event to calculate a new value for Link_BS_Counter 50.
- Link TX Counter 54 is twenty-eight bits wide in the first embodiment.
- To Switch Port Proce ⁇ sor (TSPP) 18' also manages a set of counters for each link 10' in the ⁇ ame fa ⁇ hion with re ⁇ pect to the commonly illu ⁇ trated counter ⁇ in Fig ⁇ . 1 and 2.
- the TSPP 18' further includes a Link_Buffer_Limit 60 which performs a function in the downstream element 14' similar to Link_BS_Limit 52 in the upstream element 12' by indicating the maximum number of cell buffers 28' in the receiver 14' available for u ⁇ e by all connections 10'. In most cases, Link_BS_Limit 52 is equal to Link_Buffer_Limit 60.
- Link_Buffer_Limit 60 is twenty bits wide in the first embodiment.
- Link_Buffer_Counter 62 provides an indication of the number of buffers in the downstream element 14' which are currently being used by all connections for the storage of data cell ⁇ . This value is used in a check event to correct the Link_Fwd_Counter 68 (described subsequently) .
- the Link_Buffer_Counter 62 i ⁇ twenty bits wide in the first embodiment.
- Link_N2_Limit 64 and Link_N2_Counter 66 are u ⁇ ed to generate link update records, which are intermixed with connection-level update record ⁇ .
- Link_N2_Limit 64 establishe ⁇ a threshold number for triggering the generation of a link-level update record (Figs. 5B and 6B)
- Link_N2_Counter 66 and Link_Fwd_Counter 68 are incremented each time a cell i ⁇ relea ⁇ ed out of a buffer cell in the receiver element 14'.
- N2_Limit 34' and Link_N2_Limit 64 are both ⁇ tatic once initially configured.
- each i ⁇ dynamically adju ⁇ table ba ⁇ ed upon mea ⁇ ured bandwidth For instance, if forward link bandwidth is relatively high, Link_N2_Limit 64 could be adju ⁇ ted down to cau ⁇ e more frequent link-level update record transmission. Any forward bandwidth impact would be considered minimal. Lower forward bandwidth would enable the raising of Link_N2_Limit 64 ⁇ ince the unknown availability of buffer ⁇ 28' in the down ⁇ tream element 14' i ⁇ less critical.
- Link_Fwd_Counter 68 tracks all cells released from buffer cells 28' in the receiver element 14' that came from the link 10' in question. It is twenty-eight bit ⁇ wide in a fir ⁇ t embodiment, and is used in the update event to recalculate Link_BS_Counter 50.
- Link_Rx_Counter 70 i ⁇ employed in an alternative embodiment in which Link_Fwd_Counter 68 i ⁇ not employed. It i ⁇ al ⁇ o twenty-eight bits wide in an illustrative embodiment and tracks the number of cell ⁇ received acro ⁇ all connections 20' in the link 10'.
- a receiver element buffer sharing method is described. Normal data transfer by the FSPP 16' in the upstream element 12' to the TSPP 18' in the down ⁇ tream element 14' i ⁇ enabled across all connections 20' in the link 10' as long as the Link_BS_Counter 50 is les ⁇ than or equal to Link_BS_Lim.it 52, as in Fig. 3B. This test prevents the FSPP 16' from transmitting more data cells than it believes are available in the downstream element 14'. The accuracy of this belief i ⁇ maintained through the update and check event ⁇ , described next.
- a data cell i ⁇ received at the downstream element 14' if neither connection-level or link-level buffer limit are exceeded (Fig. 3B) . If a limit is exceeded, the cell is di ⁇ carded.
- the update event at the link level involves the generation of a link update record when the value in Link_N2_Counter 66 reaches (equals or exceeds) the value in Link_N2_Limit 64, as ⁇ hown in Fig ⁇ . 5B and 6B.
- Link_N2_Limit 64 i ⁇ set to forty.
- the link update record the value taken from Link_Fwd_Counter 68 in the embodiment of Fig. 6B, i ⁇ mixed with the per-connection update records (the value of Fwd_Counter 38') in update cells tran ⁇ ferred to the FSPP 16'.
- the value of Link_Rx_Counter 70 minu ⁇ Link_Buffer_Counter 62 i ⁇ mixed with the per- connection update records.
- the upstream element 12' sets the Link_BS_Counter 50 equal to the value of Link_Tx_Counter 54 minus the value in the update record (Fig. 7B) .
- Link_BS_Counter 50 in the upstream element 12' is reset to reflect the number of data cells transmitted by the upstream element 12', but not yet released in the downstream element 14'.
- the actual implementation of the transfer of an update record recognizes that for each TSPP subsystem 14', there is an associated FSPP processor (not illu ⁇ trated), and for each FSPP ⁇ ubsy ⁇ tem 12', there is also an as ⁇ ociated TSPP proce ⁇ sor (not illustrated) . Thu ⁇ , when an update record i ⁇ ready to be transmitted by the TSPP sub ⁇ y ⁇ tem 14' back to the upstream FSPP subsystem 12', the TSPP 18' conveys the update record to the associated FSPP (not illustrated) , which constructs an update cell.
- the cell is conveyed from the a ⁇ ociated FSPP to the TSPP (not illu ⁇ trated) associated with the upstream FSPP ⁇ ub ⁇ y ⁇ tem 12' .
- the a ⁇ sociated TSPP strip ⁇ out the update record from the received update cell, and convey ⁇ the record to the up ⁇ tream FSPP ⁇ ubsystem 12'.
- the check event at the link level involves the tran ⁇ i ⁇ sion of a check cell having the Link_Tx_Counter 54 value by the FSPP 16' every "W" check cells (Figs. 8A and 9A) .
- W is equal to four.
- the TSPP 18' performs the previously de ⁇ cribed check functions at the connection-level, a ⁇ well a ⁇ increa ⁇ ing the Link_Fwd_Counter 68 value by an amount equal to the check record content ⁇ , Link_Tx_Counter 54, minu ⁇ the ⁇ u of Link_Buffer_Counter 62 plus Link_Fwd_Counter 68 in the embodiment of Fig. 9C.
- Fig. 8C In the embodiment of Fig. 8C,
- Link_Rx_Counter 70 is modified to equal the contents of the check record (Link_Tx_Counter 54) . This is an accounting for errored cells on a link-wide basis. An update record is then generated having a value taken from the updated
- Link_Fwd_Counter 68 or Link_Rx_Counter 70 values (Figs. 8C and 9C) .
- Link_Rx_Counter 70 value (Fig. 8C) quickly in the case of large tran ⁇ ient link failures.
- the BS_Limit value equals the Buffer_Limit value for both the connections and the link.
- BS_Limit 24' and Buffer_Limit 30' are both equal to twenty, and there are 100 connections in this link, there are only 1000 buffers 28' in the downstream element, as reflected by Link_BS_Lim.it 52 and Link_Buffer_Lim.it 60. This is becau ⁇ e of the buffer pool ⁇ haring enabled by link-level feedback.
- Link-level flow control can be disabled, ⁇ hould the need ari ⁇ e, by not incrementing: Link_BS_Counter; Link_N2_Counter; and Link_Buffer_Counter, and by di ⁇ abling link-level check cell tran ⁇ fer. No update ⁇ will occur under these conditions.
- the presently described invention can be further augmented with a dynamic buffer allocation ⁇ cheme, ⁇ uch a ⁇ previou ⁇ ly de ⁇ cribed with re ⁇ pect to N2_Limit 34 and Link_N2_Limit 64.
- This scheme includes the ability to dynamically adjust limiting parameters such as BS_Limit 24, Link_BS_Limit 52, Buffer_Limit 30, and Link_Buffer_Limit 60, in addition to N2_Limit 34 and Link_N2_Limit 64.
- limiting parameters such as BS_Limit 24, Link_BS_Limit 52, Buffer_Limit 30, and Link_Buffer_Limit 60, in addition to N2_Limit 34 and Link_N2_Limit 64.
- Dynamic buffer allocation thus provides the ability to prioritize one or more connections or links given a limited buffer resource.
- the Link_N2_Lim.it is set according to the de ⁇ ired accuracy of buffer accounting. On a link-wide basis, as the number of connections within the link increases, it may be desirable to decrease Link_N2_Limit in light of an increased number of connections in the link, ⁇ ince accurate buffer accounting allow ⁇ greater buffer sharing among many connections. Conversely, if the number of connections within the link decreases, Link_N2_Limit may be increased, since the criticality of sharing limited resources among a relatively small number of connection ⁇ i ⁇ decrea ⁇ ed.
- the pre ⁇ ently di ⁇ closed dynamic allocation schemes are implemented during link operation, based upon previously prescribed performance goals.
- incrementing logic for all counters i ⁇ di ⁇ po ⁇ ed within the FSPP proce ⁇ sor 16' can be implemented in a further embodiment as starting at the limit and counting down to zero.
- the transmitter and receiver processors interpret the limits as starting points for the re ⁇ pective counters, and decrement upon detection of the appropriate event. For instance, if Buffer_Counter (or Link_Buffer_Counter) is implemented as a decrementing counter, each time a data cell is allocated to a buffer within the receiver, the counter would decrement.
- a further enhancement of the foregoing zero cell loss, link-level flow control technique includes providing a plurality of shared cell buffers 28" in a downstream element 14" wherein the cell buffers 28" are divided into N prioritized cell buffer sub ⁇ et ⁇ , Priority 0 108a, Priority 1 108b, Priority 2 108c, and Priority 3 108d, by N - 1 threshold level( ⁇ ) , Thre ⁇ hold(l) 102, Threshold(2) 104, and Threshold(3) 106.
- Such a cell buffer pool 28" is illustrated in Fig.
- Thi ⁇ prioritized buffer pool enables the transmission of high priority connections while lower priority connections are "starved" or prevented from transmitting cells downstream during periods of link congestion.
- Cell priorities are identified on a per-connection basi ⁇ .
- the policy by which the thresholds are established is defined according to a predicted model of cell traffic in a first embodiment, or, in an alternative embodiment, is dynamically adjusted. Such dynamic adjustment may be in respon ⁇ e to ob ⁇ erved cell traffic at an upstream transmitting element, or according to empirical cell traffic data as observed at the prioritized buffer pool in the downstream element.
- the cell buffer pool 28" depicted in Fig. 10 is taken from the vantage point of a modified version 12" of the foregoing link-level flow control upstream element 12', the pool 28" being resident within a corre ⁇ ponding downstream element 14".
- This modified upstream element 12 viewed in Fig. 11, has at least one Link_BS_Threshold(n) 100, 102, 104 established in association with a Link_BS_Counter 50" and Link_BS_Limit 52", as described above, for characterizing a cell buffer pool 28" in a downstream element 14".
- Link_BS_Thresholds 102, 104, 106 define a number of cell buffers in the pool 28" which are allocatable to cells of a given priority, wherein the priority is identified by a register 108 as ⁇ ociated with the BS_Counter 22" counter and BS_Limit 24" regi ⁇ ter for each connection 20".
- the Prioritie ⁇ 108a, 108b, 108c, 108d illu ⁇ trated in Fig. 11 are identified a ⁇ Priority 0 through Priority 3, Priority 0 being the highe ⁇ t.
- connection-level flow control can still prevent a high-priority connection from transmitting, if the path that connection is intended for is ⁇ everely conge ⁇ ted.
- Link BS Counter 50 is periodically updated ba ⁇ ed upon a value contained within a link-level update record transmitted from the downstream element 14" to the upstream element 12". This periodic updating is required in order to ensure accurate function of the prioritized buffer acces ⁇ of the pre ⁇ ent invention.
- the Threshold levels 102, 104, 106 are modified dynamically, either as a result of tracking the priority associated with cells received at the upstream transmitter element or based upon observed buffer usage in the down ⁇ tream receiver element, it is necessary for the FSPP 16" to have an accurate record of the state of the cell buffer ⁇ 28", as afforded by the update function.
- the multiple priority levels enable different categories of service, in terms of delay bounds, to be offered within a single quality of service.
- highe ⁇ t priority to shared buffer ⁇ is typically given to connection/network management traffic, a ⁇ identified by the cell header.
- Fig. 12A Initialization of the upstream element 12" as depicted in Fig. 11 is illustrated in Fig. 12A.
- the same counters and registers are set a ⁇ viewed in Fig. 3A for an up ⁇ tream element 12' not enabling prioritized access to a shared buffer resource, with the exception that Link_BS_Thre ⁇ hold 102, 104, 106 values are initialized to a respective buffer value T.
- these threshold buffer value ⁇ can be pre-e ⁇ tabli ⁇ hed and ⁇ tatic, or can be adju ⁇ ted dynamically ba ⁇ ed upon empirical buffer usage data.
- Fig. 12B represents many of the same tests employed prior to forwarding a cell from the upstream element 12" to the downstream element 14" as shown in Fig. 3B, with the exception that an additional test is added for the provision of prioritized acce ⁇ to a ⁇ hared buffer resource.
- the FSPP 16" uses the priority value 108 associated with a cell to be transferred to determine a threshold value 102, 104, 106 above which the cell cannot be transferred to the down ⁇ tream element 14". Then, a te ⁇ t i ⁇ made to determine whether the Link_BS_Counter 50" value i ⁇ greater than or equal to the appropriate thre ⁇ hold value 102, 104, 106. If so, the data cell is not transmitted. Otherwise, the cell i ⁇ tran ⁇ mitted and connection-level congestion tests are executed, as previously described.
- more or le ⁇ s than four priorities can be implemented with the appropriate number of thresholds, wherein the fewest number of priorities is two, and the corresponding fewest number of thresholds is one. For every N prioritie ⁇ , there are N - l thre ⁇ holds.
- flow-control is provided solely at the link level, and not at the connection level, though it is still nece ⁇ ary for each connection to provide ⁇ ome form of priority indication akin to the priority field 108 illu ⁇ trated in Fig. 11.
- the link level flow controlled protocol as previously described can be further augmented in yet another embodiment to enable a guaranteed minimum cell rate on a per-connection ba ⁇ i ⁇ with zero cell lo ⁇ s.
- This minimum cell rate is also referred to as guaranteed bandwidth.
- the connection can be flow-controlled below this minimum, allocated rate, but only by the receiver elements as ⁇ ociated with this connection. Therefore, the minimum rate of one connection i ⁇ not affected by congestion within other connections. It is a requirement of the presently disclosed mechanism that cells present at the upstream element as ⁇ ociated with the FSPP 116 be identified by whether they are to be transmitted from the up ⁇ tream element using allocated bandwidth, or whether they are to be transmitted using dynamic bandwidth.
- the cells may be provided in queues associated with a list labelled "preferred,” indicative of cells requiring allocated bandwidth.
- the cells may be provided in queues associated with a list labelled "dynamic,” indicative of cells requiring dynamic bandwidth.
- the present mechanism is used to monitor and limit both dynamic and allocated bandwidth. In a setting involving purely internet traffic, only the dynamic portions of the mechanism may be of significance. In a setting involving purely CBR flow, only the allocated portions of the mechanism would be employed. Thu ⁇ , the pre ⁇ ently disclosed method and apparatus enables the maximized use of mixed scheduling connections - those requiring all allocated bandwidth to those requiring all dynamic bandwidth, and connections therebetween.
- a down ⁇ tream cell buffer pool In the present mechanism, a down ⁇ tream cell buffer pool
- Fig. 13A shows the two portions 300, 301 as distinct entities; the allocated portion is not a physically distinct block of memory, but represents a number of individual cell buffers, located anywhere in the pool 128.
- a downstream buffer pool 228 is logically divided among an allocated portion 302 and a dynamic portion 208, the latter logically ⁇ ubdivided by thre ⁇ hold level ⁇ 202, 204, 206 into prioritized cell buffer subset ⁇ 208a-d.
- the division of the buffer pool 228 is a logical, not physical, division.
- Fig. 14 Elements required to implement this guaranteed minimum bandwidth mechani ⁇ m are illustrated in Fig. 14, where like element ⁇ from Fig ⁇ . 2 and 11 are provided with like reference numbers, added to 100 or 200. Note that no new elements have been added to the downstream element; the pre ⁇ ently de ⁇ cribed guaranteed minimum bandwidth mechanism is transparent to the down ⁇ tream element.
- D_BS_Counter 122 highlight ⁇ resource consumption by tracking the number of cells scheduled using dynamic bandwidth transmitted downstream to the receiver 114. This counter has essentially the same function as BS_Counter 22' found in Fig. 2, where there was no differentiation between allocated and dynamically scheduled cell traffic.
- D_BS_Limit 124 used to provide a ceiling on the number of downstream buffers available to store cells from the transmitter 112, finds a corre ⁇ ponding function in BS_Lim.it 24' of Fig. 2.
- the dynamic bandwidth can be statistically shared; the actual number of buffers available for dynamic cell traffic can be over-allocated.
- the amount of "D" buffers provided to a connection is equal to the RTT times the dynamic bandwidth plus N2. RTT includes delays incurred in processing the update cell.
- A_BS_Counter 222 and A_BS_Limit 224 also track and limit, respectively, the number of cell ⁇ a connection can transmit by comparing a transmitted number with a limit on buffers available. However, these values apply strictly to allocated cells; allocated cells are tho ⁇ e identified a ⁇ requiring allocated bandwidth (the guaranteed minimum bandwidth) for tran ⁇ mi ⁇ ion. Limit information i ⁇ ⁇ et up at connection initialization time and can be rai ⁇ ed and lowered a ⁇ the guaranteed minimum bandwidth is changed. If a connection does not have an allocated component, the A BS Limit 224 will be zero.
- the A BS Counter 222 and A_BS_Limit 224 are in addition to the D_BS_Counter 122 and D_BS_Lim.it 124 de ⁇ cribed above.
- the amount of "A" buffers dedicated to a connection is equal to the RTT time ⁇ the allocated bandwidth plu ⁇ N2.
- the actual number of buffers dedicated to allocated traffic cannot be over-allocated. This ensure ⁇ that conge ⁇ tion on other connections does not impact the guaranteed minimum bandwidth.
- a connection loses, or run ⁇ out of, it ⁇ allocated bandwidth through the a ⁇ ociated upstream switch once it has enqueued a cell but has no more "A" buffers a ⁇ reflected by A_BS_Counter 222 and A_BS_Limit 224. If a connection i ⁇ flow controlled below its allocated rate, it lose ⁇ a portion of its allocated bandwidth in the switch until the congestion condition is alleviated. Such may be the case in multipoint- to-point (M2P) switching, where plural sources on the same connection, all having a minimum guaranteed rate, converge on a ⁇ ingle egre ⁇ s point which is less than the ⁇ um of the source rates.
- M2P multipoint- to-point
- the condition of not having further "A" buffer states inhibits the intra-switch transmis ⁇ ion of further allocated cell traffic for that connection.
- the per-connection buffer return policy is to return buffer ⁇ to the allocated pool first, until the A_BS_Counter 222 equals zero. Then buffers are returned to the dynamic pool, decreasing D_BS_Counter 122.
- Tx_Counter 126 and Priority 208 are provided as de ⁇ cribed above with respect to connection-level flow contro'l and prioritized access.
- Link_A_BS_Counter 250 is added to the FSPP 116. It tracks all cells identified as requiring allocated bandwidth that are "in-flight" between the FSPP 116 and the downstream switch fabric, including cells in the TSPP 118 cell buffers 128, 228. The counter 250 is decreased by the ⁇ ame amount as the A_BS_Counter 222 for each connection when a connection level update function occurs (discussed subsequently) .
- Link_BS_Limit 152 reflects the total number of buffers available to dynamic cell ⁇ only, and does not include allocated buffer ⁇ .
- Link_BS_Counter 150 reflect ⁇ a total number of allocated and dynamic cells transmitted.
- connection ⁇ are not able to u ⁇ e their dynamic bandwidth when Link_BS_Counter 150 (all cell ⁇ in-flight, buffered, or in down ⁇ tream ⁇ witch fabric) minu ⁇ Link_A_BS_Counter 250 (all allocated cell ⁇ tran ⁇ mitted) i ⁇ greater than Link_BS_Limit 152 (the maximum number of dynamic buffers available) . This i ⁇ nece ⁇ ary to ensure that congestion does not impact the allocated bandwidth.
- the sum of all individual A_BS_Lim.it 224 values, or the total per-connection allocated cell buffer space 300, 302, is in one embodiment le ⁇ than the actually dedicated allocated cell buffer ⁇ pace in order to account for the potential effect of ⁇ tale (i.e., low frequency) connection-level update ⁇ .
- Update and check events are also implemented in the presently di ⁇ closed allocated/dynamic flow control mechanism.
- the downstream element 114 transmits connection level update cells when either a preferred list and a VBR-priority 0 list are empty and an update queue is fully packed, or when a "max_update_interval" (not illu ⁇ trated) has been reached.
- the update cell is analyzed to identify the appropriate queue, the FSPP 116 adjusts the A_BS_Counter 222 and D_BS_Counter 122 for that queue, returning cell buffers to "A" first then "D", as described above, ⁇ ince the FSPP 116 cannot distinguish between allocated and dynamic buffers.
- the number of "A" buffers returned to individual connections is subtracted from Link_A_BS_Counter 250.
- link level elements used in a ⁇ sociation with the presently disclosed minimum guaranteed bandwidth mechanism ⁇ uch as Link Tx Counter 154, function as described in the foregoing di ⁇ cu ⁇ sion of link level flow control.
- link Tx Counter 154 function as described in the foregoing di ⁇ cu ⁇ sion of link level flow control.
- a ⁇ previou ⁇ ly noted a further embodiment of the pre ⁇ ently described mechanism function ⁇ with a link level flow control scenario incorporating prioritized access to the downstream buffer resource 228 through the use of thre ⁇ holds 202, 204, 206.
- the function of these elements are a ⁇ de ⁇ cribed in the foregoing.
- Downstream element has 3000 buffers
- Link is short haul, ⁇ o RTT*bandwidth equals one cell; 100 allocated connections requiring 7 "A” buffers each, consuming 700 buffers total;
- 3000-700 2300 "D” buffers to be shared among 512 connections having zero allocated bandwidth;
- Link_BS_Limit 2300.
- Exceptions include: Link_A_BS_Counter 250 initialized to zero; connection-level allocated and dynamic BS_Counters 122, 222 set to zero; and connection-level allocated and dynamic BS_Limits 124, 224 set to re ⁇ pective values of N ⁇ and N u .
- BW ⁇ allocated cell bandwidth
- BW D dynamic cell bandwidth
- each cell to be transmitted is identified as either requiring allocated or dynamic bandwidth as the cell is received from the switch fabric.
- Fig. 15B represent ⁇ many of the ⁇ ame te ⁇ t ⁇ employed prior to forwarding a cell from the upstream element 112 to the down ⁇ tream element 114 as shown in Figs. 3B and 12B, with the following exceptions.
- Over-allocation of buffer state ⁇ per connection is checked for dynamic traffic only and is calculated by subtracting Link_A_BS_Counter from Link_BS_Counter and comparing the result to Link_BS_Limit. Over-allocation on a link-wide basis is calculated from a summation of Link_BS_Counter (which tracks both allocated and dynamic cell traffic) and Link_A_BS_Counter against the Link_BS_Limit. Similarly, over-allocation at the downstream element is tested for both allocated and dynamic traffic at the connection level.
- the presently di ⁇ clo ⁇ ed mechani ⁇ m for providing guaranteed minimum bandwidth can be utilized with or without the prioritized acce ⁇ mechani ⁇ m, though a ⁇ pects of the latter are illu ⁇ trated in Fig. 15A and 15B for completeness.
- connection-level flow control as known in the art relies upon discrete control of each individual connection.
- the control is from transmitter queue to receiver queue. Thu ⁇ , even in the situation illustrated in Fig. 16 in which a single queue Q A in a tran ⁇ mitter element i ⁇ the source of data cells for four queues Q w , Q x , Q v , and Q z as ⁇ ociated with a ⁇ ingle receiver proce ⁇ or, the prior art doe ⁇ not define any mechani ⁇ m to handle thi ⁇ situation.
- the transmitter element 10 is an FSPP element having a FSPP 11 as ⁇ ociated therewith, and the receiver element 12 i ⁇ a TSPP element having a TSPP 13 a ⁇ ociated therewith.
- the FSPP 11 and TSPP 13 as employed in Fig. 16 selectively provide the same programmable capabilities as described above, such as link-level flow control, prioritized access to a shared, downstream buffer resource, and guaranteed minimum cell rate on a connection level, in addition to a connection-level flow control mechanism. Whether one or more of these enhanced capabilities are employed in conjunction with the connection- level flow control is at the option of the system configurator.
- Yet another capability provided by the FSPP and TSPP according to the present disclo ⁇ ure is the ability to treat a group of receiver queues jointly for purposes of connection-level flow control.
- the pre ⁇ ently di ⁇ closed mechanism utilizes one connection 16 in a link 14, terminating in four separate queues Q w , Q , Q y , and Q z , though the four queues are treated essentially as a single, joint entity for purposes of connection-level flow control.
- N2 is ⁇ et to a low value, 10 or less (see above for a discussion of the update event in connection-level flow control) .
- Setting N2 to a large value, such as 30, for a large number of connections requires large amounts of downstream buffering becau ⁇ e of buffer orphaning, where buffers are not in-use but are accounted for up-stream a ⁇ in-u ⁇ e because of the lower frequency of update events.
- Thi ⁇ mechani ⁇ m is also u ⁇ eful to terminate Virtual Channel Connection ⁇ (VCC) within a Virtual Path Connection (VPC) , where flow control i ⁇ applied to the VPC.
- VCC Virtual Channel Connection ⁇
- VPC Virtual Path Connection
- queue de ⁇ criptor ⁇ for the queues in the receiver are illu ⁇ trated. Specifically, the de ⁇ criptor ⁇ for queue ⁇ Q w , Q x , and Q y are provided on the left, and in general have the same characteristics.
- One of the first fields pertinent to the present disclosure i ⁇ a bit labelled "J.” When set, this bit indicates that the associated queue is being treated as part of a joint connection in a receiver.
- Jt_Buff_Cntr Joint_N2_Counter
- Joint_Forward_Counter labelled "Jt_Fwd_Cntr”
- the joint counter ⁇ perform the ⁇ ame function a ⁇ the individual counters, such a ⁇ those illustrated in Fig. 2 at the connection level, but are advanced or decremented a ⁇ appropriate by action ⁇ taken in a ⁇ ociation with the individual queue ⁇ .
- Joint_Buffer_Counter i ⁇ updated whenever a buffer cell receives a data cell or releases a data cell in a ⁇ ociation with any of the group queues.
- Joint_N2_Counter and Joint_Forward_Counter updated whenever a buffer cell receives a data cell or releases a data cell in a ⁇ ociation with any of the group queues.
- each Forward_Counter is replaced with Receive_Counter.
- Joint_Forward_Counter is replaced with Joint_Receive_Counter, depending upon which is maintained in each of the group queues. Only the embodiment including Forward_Counter and Joint_Forward_Counter are illustrated.
- Buffer_Limit (labelled “Buff_Limit” in Fig. 17) is set and referred to on a per-queue basi ⁇ .
- Joint_Buffer_Counter is compared against the Buffer_Lim.it of a respective queue.
- the Buffer_Lim.it could be Joint_Buffer_Limit, instead of maintaining individual, common limits.
- the policy is to set the same Buffer_Limit in all the TSPP queue ⁇ associated with a single Joint_Buffer_Counter.
- An update event is triggered, as previously described, when the Joint_N2_Counter reaches the queue-level N2_Lim.it.
- the policy is to set all of the N2_Limit ⁇ equal to the same value for all the queue ⁇ a ⁇ ociated with a ⁇ ingle joint flow control connection.
- a check cell i ⁇ received for a connection an effort to modify the Receive_Counter associated with the receiving queue result ⁇ in a modification of the Joint_Receive_Counter.
- the level of indirection provided by the Joint_Number is applicable to both data cells and check cells.
- the pre ⁇ ently disclo ⁇ ed mechanism only requires one set of elements (Tx_Counter, BS_Counter, BS_Lim.it, all having the functionality as previou ⁇ ly described) .
- each new queue must have the ⁇ ame N2_Limit and Buffer_Limit value ⁇ .
- the queue ⁇ for the additional connections will reference the common Joint_N2_Counter and either Joint_Forward_Counter or Joint_Receive_Counter.
- J 1
- Joint_Number field is used a ⁇ an offset to the group de ⁇ criptor.
- the Joint_Number for the group descriptor is set to itself, as shown in Fig. 17 with regard to the descriptor for queue Q z .
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9506875A JPH11511303A (en) | 1995-07-19 | 1996-07-18 | Method and apparatus for sharing link buffer |
PCT/US1996/011934 WO1997004556A1 (en) | 1995-07-19 | 1996-07-18 | Link buffer sharing method and apparatus |
AU65019/96A AU6501996A (en) | 1995-07-19 | 1996-07-18 | Link buffer sharing method and apparatus |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US149895P | 1995-07-19 | 1995-07-19 | |
US60/001,498 | 1995-07-19 | ||
PCT/US1996/011934 WO1997004556A1 (en) | 1995-07-19 | 1996-07-18 | Link buffer sharing method and apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1997004556A1 true WO1997004556A1 (en) | 1997-02-06 |
Family
ID=38659684
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1996/011934 WO1997004556A1 (en) | 1995-07-19 | 1996-07-18 | Link buffer sharing method and apparatus |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPH11511303A (en) |
AU (1) | AU6501996A (en) |
WO (1) | WO1997004556A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2022137816A (en) | 2021-03-09 | 2022-09-22 | 富士通株式会社 | Information processing device and control method for information processing device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4603382A (en) * | 1984-02-27 | 1986-07-29 | International Business Machines Corporation | Dynamic buffer reallocation |
US5093912A (en) * | 1989-06-26 | 1992-03-03 | International Business Machines Corporation | Dynamic resource pool expansion and contraction in multiprocessing environments |
US5483526A (en) * | 1994-07-20 | 1996-01-09 | Digital Equipment Corporation | Resynchronization method and apparatus for local memory buffers management for an ATM adapter implementing credit based flow control |
US5533009A (en) * | 1995-02-03 | 1996-07-02 | Bell Communications Research, Inc. | Bandwidth management and access control for an ATM network |
-
1996
- 1996-07-18 WO PCT/US1996/011934 patent/WO1997004556A1/en active Application Filing
- 1996-07-18 AU AU65019/96A patent/AU6501996A/en not_active Abandoned
- 1996-07-18 JP JP9506875A patent/JPH11511303A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4603382A (en) * | 1984-02-27 | 1986-07-29 | International Business Machines Corporation | Dynamic buffer reallocation |
US5093912A (en) * | 1989-06-26 | 1992-03-03 | International Business Machines Corporation | Dynamic resource pool expansion and contraction in multiprocessing environments |
US5483526A (en) * | 1994-07-20 | 1996-01-09 | Digital Equipment Corporation | Resynchronization method and apparatus for local memory buffers management for an ATM adapter implementing credit based flow control |
US5533009A (en) * | 1995-02-03 | 1996-07-02 | Bell Communications Research, Inc. | Bandwidth management and access control for an ATM network |
Also Published As
Publication number | Publication date |
---|---|
AU6501996A (en) | 1997-02-18 |
JPH11511303A (en) | 1999-09-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5896511A (en) | Method and apparatus for providing buffer state flow control at the link level in addition to flow control on a per-connection basis | |
US6717912B1 (en) | Fair discard system | |
US6625121B1 (en) | Dynamically delisting and relisting multicast destinations in a network switching node | |
WO1997003549A2 (en) | Prioritized access to shared buffers | |
JP2753468B2 (en) | Digital communication controller | |
EP0719012B1 (en) | Traffic management and congestion control for packet-based network | |
US6456590B1 (en) | Static and dynamic flow control using virtual input queueing for shared memory ethernet switches | |
JP2693266B2 (en) | Data cell congestion control method in communication network | |
AU714901B2 (en) | Arrangement and method relating to packet flow control | |
CA2214838C (en) | Broadband switching system | |
AU719514B2 (en) | Broadband switching system | |
US6526062B1 (en) | System and method for scheduling and rescheduling the transmission of cell objects of different traffic types | |
US6768717B1 (en) | Apparatus and method for traffic shaping in a network switch | |
US6249819B1 (en) | Method for flow controlling ATM traffic | |
WO1997004546A1 (en) | Method and apparatus for reducing information loss in a communications network | |
EP0872091A1 (en) | Controlled available bit rate service in an atm switch | |
WO1997004557A1 (en) | Minimum guaranteed cell rate method and apparatus | |
WO1997004556A1 (en) | Link buffer sharing method and apparatus | |
EP0839420A1 (en) | Allocated and dynamic bandwidth management | |
Kosak et al. | Buffer management and flow control in the credit net ATM host interface | |
JPH11510009A (en) | Assignable and dynamic switch flow control | |
US7450510B1 (en) | System and method for distributing guaranteed bandwidth among service groups in a network node | |
WO1997004563A1 (en) | Joint flow control mechanism in a telecommunications network | |
Katevenis et al. | Multi-queue management and scheduling for improved QoS in communication networks | |
WO1997004571A1 (en) | Method and apparatus for emulating a circuit connection in a cell based communications network |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AU AZ BB BG BR BY CA CH CN CZ DE DK EE ES FI GB GE HU IL IS JP KE KG KP KR KZ LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK TJ TM TR TT UA UG US UZ VN AM AZ BY KG KZ MD RU TJ TM |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): KE LS MW SD SZ UG AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 1997 506875 Kind code of ref document: A Format of ref document f/p: F |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: CA |
|
122 | Ep: pct application non-entry in european phase |