WO1996041326A1 - Binary time modulation with dead periods for matrix display systems - Google Patents
Binary time modulation with dead periods for matrix display systems Download PDFInfo
- Publication number
- WO1996041326A1 WO1996041326A1 PCT/US1996/009253 US9609253W WO9641326A1 WO 1996041326 A1 WO1996041326 A1 WO 1996041326A1 US 9609253 W US9609253 W US 9609253W WO 9641326 A1 WO9641326 A1 WO 9641326A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- subframe
- subframes
- duration
- pixel
- time
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
Definitions
- This invention relates to the field of pulse- width modulation for providing grayscale differentiation for displays. More particularly, the present invention is for a modified pulse- width modulation technique which provides very short 'on' times without requiring a commensurate increase in electrical bandwidth.
- a pixel When displaying an image on a digital display, a pixel is either 'on' or 'off. To formulate a more variable image it is desirable to provide selectable grayscale. Such increased variability can be used to provide more information or more realism in an image. For example, consider a display where an 'on' pixel is white and an 'off pixel is black. To achieve an in-between state, eg., gray, the pixel can be toggled equally between 'on' and 'off. The eye of the average viewer automatically integrates this toggled pixel to perceive a gray image rather than black or white. To achieve a lighter or darker gray, the duty cycle for toggling the pixel can be adjusted to be on more or less of the time, respectively.
- PWM pulse-width modulation
- Figure 1 illustrates a conventional 3-bit unweighted scheme.
- a pixel cycle commonly known as a frame, is divided into seven equal duration time slots, or subframes.
- the pixel can be activated during any number of the subframes from zero through seven.
- the intensity of the pixel is completely dependent upon the duration the pixel is 'on'. The same intensity will be achieved when activating only a single subframe regardless of which of the subframes is used.
- FIG. 2 illustrates a conventional weighted 8-bit PWM scheme.
- each subframe has a distinct duration.
- each subframe has twice the duration of the successive subframe. In this way, the intensity of the pixel can be selected using conventional binary counting.
- the scheme illustrated in Figure 2 can select among 256 (0 to 255) levels of grayscale from black to white.
- the frame-time is divided into N subframes, with the duration of each subframe selected by the weight of the bit.
- the shortest duration subframe, corresponding to the least significant bit, is frame-time/(2 N -l).
- a digital display system includes a plurality of pixels arranged in an array of rows and columns.
- One conventional system includes 1024 rows of pixels, each having 1280 pixels arranged in columns.
- a row of 1280 registers is loaded with the display data.
- shift registers are used to sequentially store the data for a row of pixels. Data can be fed into the shift registers serially or in parallel; for convenience, the serial case is considered.
- the time available for loading a row of data into the shift registers is ⁇ /(# of rows)/(# of columns). Therefore, the required data bus bandwidth for the electronics supplying data to the shift registers is (# of rows)(# of columns)/ ⁇ . This means that the bandwidth of the data bus doubles for every bit of grayscale that is added to a system. It is well understood that the cost of a system can increase significantly with increased bandwidth.
- the duration of the shortest subframe is A
- the duration available for turning on the pixel is ⁇ (# of rows of pixels), since rows are addressed sequentially.
- the operating frequency of a system that provides the control signals to such pixels must be (# of rows of pixels)/ ⁇ (assuming the control timing for turning on the pixel is the same as for tiirning off the pixel).
- the duration of the shortest subframe becomes smaller, the design of control circuitry with sufficient bandwidth becomes increasingly difficult. It is well understood that the bandwidth cannot be reduced by simply lengthening the duration of all the subframes.
- a grayscale of 1/2 is desired. If the duration of the frame and appropriate subframe are sufficiently long, the displayed pixel(s) will appear to flicker rather than appear as an intermediate gray level. Thus, it is important that the display time for any of the subframes not be too long.
- a display system uses a weighted PWM scheme to deliver control during a frame time for developing a plurality of grayscale levels in each of a plurality of pixels.
- a predetermined number of the shortest subframes utilize a like subframe duration.
- differing durations of 'on' time are utilized in these like subframes.
- all but one of these like-time subframes has a dead zone time during which the pixels are not activated.
- a separate control signal recognized as a clear circuit turns 'off the illuminated pixels during the dead zone time.
- the frame includes eight subframes.
- Each of the subframes is conditioned to activate the display for a unique duration.
- the first subframe turns its respective pixel 'on' for a predetermined length of time and each subsequent subframe for one-half the duration of its immediate predecessor.
- each of the last four subframes, subframes 5, 6, 7 and 8 have a same duration, one to the other.
- the subframes 6, 7 and 8 each have a dead zone in which the pixels are never turned on.
- the dead zone in subframe 6 is 1/2 the subframe duration.
- the dead zone in subframe 7 is 3/4 the subframe duration and the dead zone in subframe 8 is 7/8 the subframe duration.
- a clear circuit is provided which provides the necessary counting capability to turn off the illuminated pixels at the appropriate times during the subframes 6, 7 and 8.
- Figure 1 shows a timing diagram for an unweighted PWM scheme in the prior art.
- Figure 2 shows a timing diagram for a weighted PWM scheme in the prior art.
- Figure 3 shows a timing diagram for a weighted PWM scheme according to the present invention.
- Figure 4 shows a block diagram of system architecture for implementing the present invention.
- FIG. 3 shows a timing diagram for the weighted PWM scheme according to the present invention.
- the invention is directed toward developing a grayscale display capability in a digital display.
- a single frame time is illustrated in Figure 3.
- a small portion of available light about 6% in the preferred embodiment
- the most significant bit is provided first according to the preferred embodiment.
- the subframe for the first bit, Bit 0 has a duration for a predetermined amount of time.
- a similar weighted PWM scheme according to the prior art would have a duration for controlling the pixel for 50% of the frame time for Bit 0.
- Bit 0 controls the pixel for slightly more than 47% of the frame time.
- Bit 1 controls the pixel for 1/2 the duration of Bit 0.
- Bit 2 controls the pixel for 1/2 the duration of Bit 1
- Bit 3 controls for 1/2 of Bit 2
- Bit 4 controls for 1/2 of Bit 3
- Bit 5 controls for 1/2 of Bit 4
- Bit 6 controls for 1/2 of Bit 5
- Bit 7 controls for 1/2 of Bit 6.
- each of the bits falls within one of eight subframes.
- Bit 0 through Bit 4 each entirely fill their respective subframes. If two of these bits are utilized to achieve a particular grayscale, the 'off signal at the end of the first such subframe is deactivated so that the pixel remains 'on'.
- Bit 5 through Bit 7 each have the same subframe duration time as Bit 4.
- the pixel receives a control signal to turn the pixel 'off 1/2 the way through the subframe.
- the pixel receives a control signal to turn the pixel Off 1/4 the way through the subframe.
- the pixel receives a control signal to turn the pixel 'off 1/8 the way through the subframe.
- each of the subframes for Bit 5 though Bit 7 is a dead zone during which time no pixel is 'on'. These dead zones do decrease the total amount of illumination available from each pixel by approximately 6%.
- the bandwidth of the control system need not operate at as high a frequency as would otherwise be necessary and does not need to be fed into the shift register as fast as would otherwise be necessary.
- the following illustrates one example for achieving 8-bit grayscale with 5-bit timing.
- the technique can be generalized to N-bit grayscale timing with M-bit timing, where M ⁇ N. It is assumed that the display is digital and has 1024 rows with 1280 columns operating at a 75 Hz frame rate.
- 8 subframes are required corresponding to bits 0 through 7.
- the timing corresponds to 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128 and 1/256 of a total frame-time as described in the prior art.
- the frame is divided into eight subframes which correspond to 1/2, 1/4,
- the three least significant bits, Bit 5 through Bit 7, are generated by subdividing the last three subframes into 1/2, 1/4 and 1/8 of the 1/32 subframes to yield 1/64, 1/128 and 1/256, respectively. This occurs by turning off a row of pixels after it has been on
- the 1/32 subframes (Bit 4 through Bit 7) defines the speed required for addressing, the time it takes to write 1024 rows, since it corresponds to the shortest subframe.
- the time required in this example for the 1/32 subframe is
- FIG. 4 shows a block diagram of a display system according to the present invention.
- An array 100 of a plurality of discreet pixels is arranged in a plurality of rows 104 and columns 106. Each row contains a predetermined number of pixels.
- One commercially available display includes 1024 rows, each having 1280 pixels per row. Other sizes of displays are also available.
- a control circuit 108 is coupled to load display data into a plurality of registers 110. There are the same number of registers 110 as pixels 102 in a row 104. In the preferred embodiment, the data is entered into a first register and shifted through the row of registers like a standard shift register. It is well known that other means for loading the registers can be used.
- the control circuit 108 is also coupled to a row select circuit 112. One function of the row select circuit is to condition the array 100 to transfer the display data from the registers 110 into a predetermined row 104 of pixels 102. To display a particular grayscale image in a row, the data for Bit 0 for each pixel
- control circuit 108 generates a control signal to initiate the transfer of the data to the row 104 of pixels 102 that is selected by the row select circuit 112.
- the control circuit 108 also provides the row select circuit 112 information regarding which bit of the grayscale is being transmitted to the pixels 102 for display.
- the row select circuit 112 incorporates a timer circuit 114 which counts down the desired duration of bit being displayed. Once the full duration has been displayed, the timer circuit 114 generates an off signal which is coupled to the appropriate row 104. Control logic is incorporated in the timer circuit 114 which inhibits the off signal in the event two consecutive bits are required for the generation of a grayscale. Of course, the inhibit function does not operate for those bits that include a dead zone.
Abstract
A display system uses a weighted PWM scheme to deliver control during a frame time for developing a plurality of grayscale levels in each of a plurality of pixels. Of all the weighted subframes, a predetermined number of the shortest subframes utilize a like subframe duration. However, to provide additional levels of grayscale, differing durations of 'on' time are utilized in these like subframes. Thus, all but one of these like-time subframes has a dead zone time during which the pixels are never activated. A clear circuit turns 'off' the illuminated pixels during the dead zone time.
Description
BINARY TIME MODULATION WITH DEAD PERIODS FOR MATRIX DISPLAY SYSTEMS .
Field of the Invention
This invention relates to the field of pulse- width modulation for providing grayscale differentiation for displays. More particularly, the present invention is for a modified pulse- width modulation technique which provides very short 'on' times without requiring a commensurate increase in electrical bandwidth.
Background of the Invention When displaying an image on a digital display, a pixel is either 'on' or 'off. To formulate a more variable image it is desirable to provide selectable grayscale. Such increased variability can be used to provide more information or more realism in an image. For example, consider a display where an 'on' pixel is white and an 'off pixel is black. To achieve an in-between state, eg., gray, the pixel can be toggled equally between 'on' and 'off. The eye of the average viewer automatically integrates this toggled pixel to perceive a gray image rather than black or white. To achieve a lighter or darker gray, the duty cycle for toggling the pixel can be adjusted to be on more or less of the time, respectively. It is well understood that such grayscale techniques can also apply to color systems to formulate varying intensities of color. Nevertheless, to avoid unnecessarily obscuring the invention in extraneous detail, the remainder of this disclosure will only discuss whites, blacks and varying levels of grays. It will be understood that colors are also contemplated within the teachings of the present invention.
The technique described immediately above is conventionally as pulse-width modulation (PWM). It is well known to implement a PWM scheme as either unweighted or weighted. Figure 1 illustrates a conventional 3-bit unweighted scheme. According to the unweighted scheme a pixel cycle, commonly known as a frame, is divided into seven equal duration time slots, or subframes. The pixel can be activated during any number of the subframes from zero through seven. For typical frames, the intensity of the pixel is completely dependent upon the duration the pixel is 'on'. The same intensity will be achieved when activating only a single subframe regardless of which of the subframes is used. Similarly, the same intensity will be achieved where four subframes are activated whether the first four, last four or alternating subframes are activated. Thus, in the system
of Figure 1, there are eight intensity levels ranging from having the pixel 'off in all the subframes to having the pixel 'on' in all the time slots.
Figure 2 illustrates a conventional weighted 8-bit PWM scheme. In a weighted scheme, each subframe has a distinct duration. In a conventional weighted scheme such as shown in Figure 2, each subframe has twice the duration of the successive subframe. In this way, the intensity of the pixel can be selected using conventional binary counting. Thus, the scheme illustrated in Figure 2 can select among 256 (0 to 255) levels of grayscale from black to white. In the general weighted case, the frame-time is divided into N subframes, with the duration of each subframe selected by the weight of the bit. In an N-bit system, the frame-time is weighted by l/2n where n={0,N} and the sum of all intervals is l/2+l/4+..+l/2N=(2N-l)/2N. The shortest duration subframe, corresponding to the least significant bit, is frame-time/(2N-l).
A digital display system includes a plurality of pixels arranged in an array of rows and columns. One conventional system includes 1024 rows of pixels, each having 1280 pixels arranged in columns. A row of 1280 registers is loaded with the display data. For a PWM system, shift registers are used to sequentially store the data for a row of pixels. Data can be fed into the shift registers serially or in parallel; for convenience, the serial case is considered. The time available for loading a row of data into the shift registers is Λ/(# of rows)/(# of columns). Therefore, the required data bus bandwidth for the electronics supplying data to the shift registers is (# of rows)(# of columns)/Λ. This means that the bandwidth of the data bus doubles for every bit of grayscale that is added to a system. It is well understood that the cost of a system can increase significantly with increased bandwidth.
If the duration of the shortest subframe is A, then the duration available for turning on the pixel is Λ (# of rows of pixels), since rows are addressed sequentially. In addition, the operating frequency of a system that provides the control signals to such pixels must be (# of rows of pixels)/Λ (assuming the control timing for turning on the pixel is the same as for tiirning off the pixel). As the duration of the shortest subframe becomes smaller, the design of control circuitry with sufficient bandwidth becomes increasingly difficult.
It is well understood that the bandwidth cannot be reduced by simply lengthening the duration of all the subframes. Consider for example where a grayscale of 1/2 is desired. If the duration of the frame and appropriate subframe are sufficiently long, the displayed pixel(s) will appear to flicker rather than appear as an intermediate gray level. Thus, it is important that the display time for any of the subframes not be too long.
What is needed is a display system that provides grayscale using a weighted PWM scheme which does not flicker and without significantly increasing the bandwidth requirements of the associated control circuitry and data bus.
Summary of the Invention
A display system uses a weighted PWM scheme to deliver control during a frame time for developing a plurality of grayscale levels in each of a plurality of pixels. Of all the weighted subframes, a predetermined number of the shortest subframes utilize a like subframe duration. However, to provide additional levels of grayscale, differing durations of 'on' time are utilized in these like subframes. Thus, all but one of these like-time subframes has a dead zone time during which the pixels are not activated. A separate control signal recognized as a clear circuit turns 'off the illuminated pixels during the dead zone time.
In the preferred embodiment, the frame includes eight subframes. Each of the subframes is conditioned to activate the display for a unique duration. The first subframe turns its respective pixel 'on' for a predetermined length of time and each subsequent subframe for one-half the duration of its immediate predecessor. However, each of the last four subframes, subframes 5, 6, 7 and 8, have a same duration, one to the other. To maintain the condition that each successive subframe has one-half the duration of its immediate predecessor, the subframes 6, 7 and 8, each have a dead zone in which the pixels are never turned on. The dead zone in subframe 6 is 1/2 the subframe duration. The dead zone in subframe 7 is 3/4 the subframe duration and the dead zone in subframe 8 is 7/8 the subframe duration. A clear circuit is provided which provides the necessary counting capability to turn off the illuminated pixels at the appropriate times during the subframes 6, 7 and 8.
Brief Description of the Drawings
Figure 1 shows a timing diagram for an unweighted PWM scheme in the prior art.
Figure 2 shows a timing diagram for a weighted PWM scheme in the prior art.
Figure 3 shows a timing diagram for a weighted PWM scheme according to the present invention.
Figure 4 shows a block diagram of system architecture for implementing the present invention.
Detailed Description of the Preferred Embodiment Figure 3 shows a timing diagram for the weighted PWM scheme according to the present invention. The invention is directed toward developing a grayscale display capability in a digital display. A single frame time is illustrated in Figure 3. In this preferred embodiment, there are eight subframes and thus eight bits of selectability for grayscale. This provides 256 unique gray levels from fully off to nearly fully on. As will be appreciated from the discussion below, because of certain features of this invention, a small portion of available light (about 6% in the preferred embodiment) will be lost. This is true even when all of the bits are 'on'.
The most significant bit is provided first according to the preferred embodiment. The subframe for the first bit, Bit 0, has a duration for a predetermined amount of time. A similar weighted PWM scheme according to the prior art would have a duration for controlling the pixel for 50% of the frame time for Bit 0. In the present invention, Bit 0 controls the pixel for slightly more than 47% of the frame time. Bit 1 controls the pixel for 1/2 the duration of Bit 0. Similarly, Bit 2 controls the pixel for 1/2 the duration of Bit 1, Bit 3 controls for 1/2 of Bit 2, Bit 4 controls for 1/2 of Bit 3, Bit 5 controls for 1/2 of Bit 4, Bit 6 controls for 1/2 of Bit 5, and Bit 7 controls for 1/2 of Bit 6.
According to the preferred embodiment, each of the bits falls within one of eight subframes. Bit 0 through Bit 4 each entirely fill their respective subframes. If two of these bits are utilized to achieve a particular grayscale, the 'off signal at the end of the first such subframe is deactivated so that the pixel remains 'on'. As shown in Figure 3, Bit 5 through Bit 7 each have the same subframe duration time as Bit 4. For Bit 5, the pixel receives a control signal to turn the pixel 'off 1/2 the way through the subframe. For Bit 6, the pixel receives a control signal to turn the pixel
Off 1/4 the way through the subframe. For Bit 7, the pixel receives a control signal to turn the pixel 'off 1/8 the way through the subframe. The portion of each of the subframes for Bit 5 though Bit 7 is a dead zone during which time no pixel is 'on'. These dead zones do decrease the total amount of illumination available from each pixel by approximately 6%. However, because the time duration of bit 7 is maintained at the time duration of bit 4, the bandwidth of the control system need not operate at as high a frequency as would otherwise be necessary and does not need to be fed into the shift register as fast as would otherwise be necessary.
The following illustrates one example for achieving 8-bit grayscale with 5-bit timing. The technique can be generalized to N-bit grayscale timing with M-bit timing, where M<N. It is assumed that the display is digital and has 1024 rows with 1280 columns operating at a 75 Hz frame rate.
To achieve 8-bit grayscale, 8 subframes are required corresponding to bits 0 through 7. The timing corresponds to 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128 and 1/256 of a total frame-time as described in the prior art. In actuality according to the teachings of the present invention, the frame is divided into eight subframes which correspond to 1/2, 1/4,
1/8, 1/16, 1/32, 1/32, 1/32 and 1/32.
The three least significant bits, Bit 5 through Bit 7, are generated by subdividing the last three subframes into 1/2, 1/4 and 1/8 of the 1/32 subframes to yield 1/64, 1/128 and 1/256, respectively. This occurs by turning off a row of pixels after it has been on
1/2, 1/4 and 1/8 of the 1/32 subframes. It will be apparent that some of the intensity is lost even when all bits are on: approximately 6%.
The 1/32 subframes (Bit 4 through Bit 7) defines the speed required for addressing, the time it takes to write 1024 rows, since it corresponds to the shortest subframe. The time required in this example for the 1/32 subframe is
t(l/32 bit) = (l/f)(32/34)(l/32)
For f = 75 Hz, t = 392 μs. The time allowed to write each row is then
tROW = t/p; where p = number of pixels per row.
or this example with 1024 pixels per row, the timing is 383 ns per pixel. For all grayscale bits, the time to address 1024 rows is 392 μs Figure 4 shows a block diagram of a display system according to the present invention. An array 100 of a plurality of discreet pixels is arranged in a plurality of rows 104 and columns 106. Each row contains a predetermined number of pixels. One commercially available display includes 1024 rows, each having 1280 pixels per row. Other sizes of displays are also available.
A control circuit 108 is coupled to load display data into a plurality of registers 110. There are the same number of registers 110 as pixels 102 in a row 104. In the preferred embodiment, the data is entered into a first register and shifted through the row of registers like a standard shift register. It is well known that other means for loading the registers can be used. The control circuit 108 is also coupled to a row select circuit 112. One function of the row select circuit is to condition the array 100 to transfer the display data from the registers 110 into a predetermined row 104 of pixels 102. To display a particular grayscale image in a row, the data for Bit 0 for each pixel
102 in the selected row 104 is loaded into the registers 110. Once the data is loaded, the control circuit 108 generates a control signal to initiate the transfer of the data to the row 104 of pixels 102 that is selected by the row select circuit 112. The control circuit 108 also provides the row select circuit 112 information regarding which bit of the grayscale is being transmitted to the pixels 102 for display.
The row select circuit 112 incorporates a timer circuit 114 which counts down the desired duration of bit being displayed. Once the full duration has been displayed, the timer circuit 114 generates an off signal which is coupled to the appropriate row 104. Control logic is incorporated in the timer circuit 114 which inhibits the off signal in the event two consecutive bits are required for the generation of a grayscale. Of course, the inhibit function does not operate for those bits that include a dead zone.
The present invention has been described relative to a preferred embodiment. Improvements or modifications that become apparent to persons of ordinary skill in the art only after reading this disclosure are deemed within the spirit and scope of the application.
Claims
1. A method of providing data bits to a display comprising an array of pixels arranged in a plurality of rows each having a like number of pixels for forming a grayscale image, the method comprising the steps of: a. providing a plurality of weighted data bits to each pixel within a frame-time; b. subdividing the frame-time into a plurality of subframes such that one of the weighted data bits is provided to each pixel during one of the subframes and further wherein each of the pixels is controlled by an appropriate one of the weighted data bits during an entire duration of a first portion of the subframes and during a partial duration of a second portion of the subframes.
2. A method of providing data bits to a display comprising an array of pixels arranged in a plurality of rows each having a like number of pixels for forming a grayscale image, the method comprising the steps of: a. in a frame time providing a set of weighted data bits to each pixel, one bit of the set during each of a plurality of subframes wherein the set provides sufficient information to develop a predetermined grayscale; and b. in at least a least significant bit, extending a duration of the subframe for a dead period.
3. The method according to claim 2 further comprising the step of compressing the frame time to equal an original frame duration.
4. An apparatus for forming a weighted grayscale display, comprising: a. an array of pixels arranged in a plurality of rows each having a like number of pixels; b. means for providing a plurality of weighted data bits to each pixel within a frame- time; c. means for dividing the frame-time into a set of subframes which collectively develop a predetermined grayscale according to the weighted data bits such that one of the weighted data bits is provided to each pixel during one of the subframes and further wherein each of the pixels is controlled by an appropriate one of the weighted data bits during an entire duration of a first portion of the subframes and during a partial duration of a second portion of the subframes.
5. The apparatus according to claim 4 wherein the second portion of the subframes each includes an active period and a dead period, the apparatus further including means for disabling the pixel during the dead period.
6. The apparatus according to claim 5 wherein eight subframes comprise the set of subframes.
7. The apparatus according to claim 6 wherein the first portion of subframes includes five subframes wherein a second subframe has half the duration of a first subframe, a third subframe has half the duration of the second subframe, a fourth subframe has half the duration of the third subframe and a fifth subframe has half the duration of a fourth subframe and wherein the second portion of subframes includes three subframes wherein a sixth subframe, a seventh subframe and an eighth subframe each have a duration equal to the fifth subframe and wherein the sixth subframe has an active period half the duration of the fifth subframe, the seventh subframe has an active period one-quarter the duration of the fifth subframe, the eighth subframe has an active period one-eighth the duration of the fifth subframe.
8. The apparatus according to claim 7 wherein the frame-time is equal to an original frame duration.
9. An apparatus for forming a weighted grayscale display, comprising: a. an array of pixels arranged in a plurality of rows each having a like number of pixels; b. a row select circuit for selecting a predetermined one of the rows; c. a plurality of registers coupled to provide a weighted data bit to each pixel into the predetermined one of the rows; d. a control circuit coupled to the registers and including: (1) means for loading each of the registers with an appropriate weighted data bit; (2) means for providing a control signal for transferring the weighted data bits to the predetermined one of the rows; (3) means for transferring a predetermined number of the weighted data bits for developing a predetermined grayscale within a frame-time to each pixel; and (4) means for dividing the frame-time into a plurality of subframes such that one of the predetermined number of weighted data bits is provided to each pixel during one of the subframes and further wherein each of the pixels is controlled by an appropriate one of the weighted data bits during an entire duration of a first portion of the subframes and during a partial duration of a second portion of the subframes; and e. wherein the second portion of the subframes each includes an active period and a dead period, the apparatus further including means for disabling the pixel during the dead period.
10. The apparatus according to claim 9 wherein the second portion of the subframes each includes an active period and a dead period, the apparatus further including means for disabling the pixel during the dead period.
11. The apparatus according to claim 10 wherein eight subframes comprise the set of subframes.
12. The apparatus according to claim 11 wherein the first portion of subframes includes five subframes wherein a second subframe has half the duration of a first subframe, a third subframe has half the duration of the second subframe, a fourth subframe has half the duration of the third subframe and a fifth subframe has half the duration of a fourth subframe and wherein the second portion of subframes includes three subframes wherein a sixth subframe, a seventh subframe and an eighth subframe each have a duration equal to the fifth subframe and wherein the sixth subframe has an active period half the duration of the fifth subframe, the seventh subframe has an active period one-quarter the duration of the fifth subframe, the eighth subframe has an active period one-eighth the duration of the fifth subframe.
13. A method of providing a grayscale display having a plurality of pixels each having an "on" state and an "off state comprising the steps of: a. providing a frame time each having a plurality of subframes times; b. providing a plurality of data bits, one per pixel, to control the state of each pixel during each subframe time; and c. controlling a time duration of each data bit to provide weighting of the data bits such that each pixel is controlled for the time duration by the data bit during a first portion of the subframes and during a partial duration of a second portion of the subframes.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU60944/96A AU6094496A (en) | 1995-06-07 | 1996-06-05 | Binary time modulation with dead periods for matrix display systems |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/482,192 US5798743A (en) | 1995-06-07 | 1995-06-07 | Clear-behind matrix addressing for display systems |
US08/482,192 | 1995-06-07 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1996041326A1 true WO1996041326A1 (en) | 1996-12-19 |
Family
ID=23915087
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1996/009253 WO1996041326A1 (en) | 1995-06-07 | 1996-06-05 | Binary time modulation with dead periods for matrix display systems |
Country Status (3)
Country | Link |
---|---|
US (1) | US5798743A (en) |
AU (1) | AU6094496A (en) |
WO (1) | WO1996041326A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0899710A2 (en) * | 1997-08-29 | 1999-03-03 | Texas Instruments Incorporated | Method of increasing the brightness of a display system |
JPH11345165A (en) * | 1997-12-05 | 1999-12-14 | Texas Instr Inc <Ti> | Traffic controller using priority and burst control for reducing access times |
Families Citing this family (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7253794B2 (en) * | 1995-01-31 | 2007-08-07 | Acacia Patent Acquisition Corporation | Display apparatus and method |
US6969635B2 (en) | 2000-12-07 | 2005-11-29 | Reflectivity, Inc. | Methods for depositing, releasing and packaging micro-electromechanical devices on wafer substrates |
US6303986B1 (en) | 1998-07-29 | 2001-10-16 | Silicon Light Machines | Method of and apparatus for sealing an hermetic lid to a semiconductor die |
US6962419B2 (en) | 1998-09-24 | 2005-11-08 | Reflectivity, Inc | Micromirror elements, package for the micromirror elements, and projection system therefor |
JP2000214816A (en) * | 1999-01-21 | 2000-08-04 | Sharp Corp | Control circuit for display and control method |
US6826330B1 (en) | 1999-08-11 | 2004-11-30 | Lightconnect, Inc. | Dynamic spectral shaping for fiber-optic application |
US6501600B1 (en) | 1999-08-11 | 2002-12-31 | Lightconnect, Inc. | Polarization independent grating modulator |
US6674563B2 (en) | 2000-04-13 | 2004-01-06 | Lightconnect, Inc. | Method and apparatus for device linearization |
US6888983B2 (en) | 2000-04-14 | 2005-05-03 | Lightconnect, Inc. | Dynamic gain and channel equalizers |
US6388661B1 (en) * | 2000-05-03 | 2002-05-14 | Reflectivity, Inc. | Monochrome and color digital display systems and methods |
US7167297B2 (en) | 2000-08-30 | 2007-01-23 | Reflectivity, Inc | Micromirror array |
TW538407B (en) | 2000-11-30 | 2003-06-21 | Koninkl Philips Electronics Nv | Device and method for subfield coding |
US6707591B2 (en) | 2001-04-10 | 2004-03-16 | Silicon Light Machines | Angled illumination for a single order light modulator based projection system |
US6747781B2 (en) | 2001-06-25 | 2004-06-08 | Silicon Light Machines, Inc. | Method, apparatus, and diffuser for reducing laser speckle |
US6782205B2 (en) | 2001-06-25 | 2004-08-24 | Silicon Light Machines | Method and apparatus for dynamic equalization in wavelength division multiplexing |
US7023606B2 (en) * | 2001-08-03 | 2006-04-04 | Reflectivity, Inc | Micromirror array for projection TV |
US6829092B2 (en) | 2001-08-15 | 2004-12-07 | Silicon Light Machines, Inc. | Blazed grating light valve |
US6800238B1 (en) | 2002-01-15 | 2004-10-05 | Silicon Light Machines, Inc. | Method for domain patterning in low coercive field ferroelectrics |
US6767751B2 (en) | 2002-05-28 | 2004-07-27 | Silicon Light Machines, Inc. | Integrated driver process flow |
US6728023B1 (en) | 2002-05-28 | 2004-04-27 | Silicon Light Machines | Optical device arrays with optimized image resolution |
US6822797B1 (en) | 2002-05-31 | 2004-11-23 | Silicon Light Machines, Inc. | Light modulator structure for producing high-contrast operation using zero-order light |
US6829258B1 (en) | 2002-06-26 | 2004-12-07 | Silicon Light Machines, Inc. | Rapidly tunable external cavity laser |
US6714337B1 (en) | 2002-06-28 | 2004-03-30 | Silicon Light Machines | Method and device for modulating a light beam and having an improved gamma response |
US6813059B2 (en) | 2002-06-28 | 2004-11-02 | Silicon Light Machines, Inc. | Reduced formation of asperities in contact micro-structures |
US6801354B1 (en) | 2002-08-20 | 2004-10-05 | Silicon Light Machines, Inc. | 2-D diffraction grating for substantially eliminating polarization dependent losses |
US6712480B1 (en) | 2002-09-27 | 2004-03-30 | Silicon Light Machines | Controlled curvature of stressed micro-structures |
US6784898B2 (en) * | 2002-11-07 | 2004-08-31 | Duke University | Mixed mode grayscale method for display system |
US7042622B2 (en) | 2003-10-30 | 2006-05-09 | Reflectivity, Inc | Micromirror and post arrangements on substrates |
US6829077B1 (en) | 2003-02-28 | 2004-12-07 | Silicon Light Machines, Inc. | Diffractive light modulator with dynamically rotatable diffraction plane |
US6806997B1 (en) | 2003-02-28 | 2004-10-19 | Silicon Light Machines, Inc. | Patterned diffractive light modulator ribbon for PDL reduction |
US7499065B2 (en) * | 2004-06-11 | 2009-03-03 | Texas Instruments Incorporated | Asymmetrical switching delay compensation in display systems |
DE102004044001A1 (en) * | 2004-09-09 | 2006-04-13 | Lehmann, Erhard, Dipl.-Ing. (FH) | Method for controlling the power supply from a power source to a power consumer |
EP2104930A2 (en) | 2006-12-12 | 2009-09-30 | Evans & Sutherland Computer Corporation | System and method for aligning rgb light in a single modulator projector |
US8358317B2 (en) | 2008-05-23 | 2013-01-22 | Evans & Sutherland Computer Corporation | System and method for displaying a planar image on a curved surface |
US8702248B1 (en) | 2008-06-11 | 2014-04-22 | Evans & Sutherland Computer Corporation | Projection method for reducing interpixel gaps on a viewing surface |
US8077378B1 (en) | 2008-11-12 | 2011-12-13 | Evans & Sutherland Computer Corporation | Calibration system and method for light modulation device |
US9641826B1 (en) | 2011-10-06 | 2017-05-02 | Evans & Sutherland Computer Corporation | System and method for displaying distant 3-D stereo on a dome surface |
EP3073479A1 (en) * | 2015-03-27 | 2016-09-28 | BAE Systems PLC | Digital display |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02219092A (en) * | 1989-02-20 | 1990-08-31 | Fujitsu General Ltd | Method of driving alternating current type plasma display panel |
EP0488326A2 (en) * | 1990-11-28 | 1992-06-03 | Nec Corporation | Method for driving a plasma display panel |
WO1992012506A1 (en) * | 1991-01-04 | 1992-07-23 | Rank Brimar Limited | Display device |
EP0654777A1 (en) * | 1993-11-23 | 1995-05-24 | Texas Instruments Incorporated | Brightness and contrast control for a digital pulse-width modulated display system |
Family Cites Families (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4093346A (en) * | 1973-07-13 | 1978-06-06 | Minolta Camera Kabushiki Kaisha | Optical low pass filter |
US3947105A (en) * | 1973-09-21 | 1976-03-30 | Technical Operations, Incorporated | Production of colored designs |
JPS5742849B2 (en) * | 1974-06-05 | 1982-09-10 | ||
US4017158A (en) * | 1975-03-17 | 1977-04-12 | E. I. Du Pont De Nemours And Company | Spatial frequency carrier and process of preparing same |
US4184700A (en) * | 1975-11-17 | 1980-01-22 | Lgz Landis & Gyr Zug Ag | Documents embossed with optical markings representing genuineness information |
CH595664A5 (en) * | 1975-11-17 | 1978-02-15 | Landis & Gyr Ag | |
CH594495A5 (en) * | 1976-05-04 | 1978-01-13 | Landis & Gyr Ag | |
US4139257A (en) * | 1976-09-28 | 1979-02-13 | Canon Kabushiki Kaisha | Synchronizing signal generator |
US4067129A (en) * | 1976-10-28 | 1978-01-10 | Trans-World Manufacturing Corporation | Display apparatus having means for creating a spectral color effect |
CH604279A5 (en) * | 1976-12-21 | 1978-08-31 | Landis & Gyr Ag | |
CH616253A5 (en) * | 1977-06-21 | 1980-03-14 | Landis & Gyr Ag | |
CH622896A5 (en) * | 1978-03-20 | 1981-04-30 | Landis & Gyr Ag | |
US4440839A (en) * | 1981-03-18 | 1984-04-03 | United Technologies Corporation | Method of forming laser diffraction grating for beam sampling device |
US4408884A (en) * | 1981-06-29 | 1983-10-11 | Rca Corporation | Optical measurements of fine line parameters in integrated circuit processes |
US4492435A (en) * | 1982-07-02 | 1985-01-08 | Xerox Corporation | Multiple array full width electro mechanical modulator |
US4655539A (en) * | 1983-04-18 | 1987-04-07 | Aerodyne Products Corporation | Hologram writing apparatus and method |
CH661683A5 (en) * | 1983-09-19 | 1987-08-14 | Landis & Gyr Ag | DEVICE FOR MAINTAINING HIGH-RESOLUTION RELIEF PATTERNS. |
US4797918A (en) * | 1984-05-09 | 1989-01-10 | Communications Satellite Corporation | Subscription control for television programming |
CH664030A5 (en) * | 1984-07-06 | 1988-01-29 | Landis & Gyr Ag | METHOD FOR GENERATING A MACROSCOPIC SURFACE PATTERN WITH A MICROSCOPIC STRUCTURE, IN PARTICULAR A STRUCTURALLY EFFECTIVE STRUCTURE. |
US4709995A (en) * | 1984-08-18 | 1987-12-01 | Canon Kabushiki Kaisha | Ferroelectric display panel and driving method therefor to achieve gray scale |
US4596992A (en) * | 1984-08-31 | 1986-06-24 | Texas Instruments Incorporated | Linear spatial light modulator and printer |
US4751509A (en) * | 1985-06-04 | 1988-06-14 | Nec Corporation | Light valve for use in a color display unit with a diffraction grating assembly included in the valve |
JPS62119521A (en) * | 1985-11-19 | 1987-05-30 | Canon Inc | Optical modulating element and its driving method |
US4856869A (en) * | 1986-04-08 | 1989-08-15 | Canon Kabushiki Kaisha | Display element and observation apparatus having the same |
US5155604A (en) * | 1987-10-26 | 1992-10-13 | Van Leer Metallized Products (Usa) Limited | Coated paper sheet embossed with a diffraction or holographic pattern |
EP0330738B1 (en) * | 1988-03-03 | 1991-11-13 | Landis & Gyr Betriebs AG | Document |
JPH01296214A (en) * | 1988-05-25 | 1989-11-29 | Canon Inc | Display device |
JPH01306886A (en) * | 1988-06-03 | 1989-12-11 | Canon Inc | Volume phase type diffraction grating |
JP2585717B2 (en) * | 1988-06-03 | 1997-02-26 | キヤノン株式会社 | Display device |
US5058992A (en) * | 1988-09-07 | 1991-10-22 | Toppan Printing Co., Ltd. | Method for producing a display with a diffraction grating pattern and a display produced by the method |
DE58906429D1 (en) * | 1988-09-30 | 1994-01-27 | Landis & Gyr Business Support | Diffraction element. |
US4915463A (en) * | 1988-10-18 | 1990-04-10 | The United States Of America As Represented By The Department Of Energy | Multilayer diffraction grating |
JP2508387B2 (en) * | 1989-10-16 | 1996-06-19 | 凸版印刷株式会社 | Method of manufacturing display having diffraction grating pattern |
US5291317A (en) * | 1990-07-12 | 1994-03-01 | Applied Holographics Corporation | Holographic diffraction grating patterns and methods for creating the same |
CA2060057C (en) * | 1991-01-29 | 1997-12-16 | Susumu Takahashi | Display having diffraction grating pattern |
US5231388A (en) * | 1991-12-17 | 1993-07-27 | Texas Instruments Incorporated | Color display system using spatial light modulators |
US5311360A (en) * | 1992-04-28 | 1994-05-10 | The Board Of Trustees Of The Leland Stanford, Junior University | Method and apparatus for modulating a light beam |
US5347433A (en) * | 1992-06-11 | 1994-09-13 | Sedlmayr Steven R | Collimated beam of light and systems and methods for implementation thereof |
-
1995
- 1995-06-07 US US08/482,192 patent/US5798743A/en not_active Expired - Lifetime
-
1996
- 1996-06-05 WO PCT/US1996/009253 patent/WO1996041326A1/en active Application Filing
- 1996-06-05 AU AU60944/96A patent/AU6094496A/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02219092A (en) * | 1989-02-20 | 1990-08-31 | Fujitsu General Ltd | Method of driving alternating current type plasma display panel |
EP0488326A2 (en) * | 1990-11-28 | 1992-06-03 | Nec Corporation | Method for driving a plasma display panel |
WO1992012506A1 (en) * | 1991-01-04 | 1992-07-23 | Rank Brimar Limited | Display device |
EP0654777A1 (en) * | 1993-11-23 | 1995-05-24 | Texas Instruments Incorporated | Brightness and contrast control for a digital pulse-width modulated display system |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 14, no. 525 (P - 1132) 19 November 1990 (1990-11-19) * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0899710A2 (en) * | 1997-08-29 | 1999-03-03 | Texas Instruments Incorporated | Method of increasing the brightness of a display system |
EP0899710A3 (en) * | 1997-08-29 | 1999-06-02 | Texas Instruments Incorporated | Method of increasing the brightness of a display system |
US6061049A (en) * | 1997-08-29 | 2000-05-09 | Texas Instruments Incorporated | Non-binary pulse-width modulation for improved brightness |
JPH11345165A (en) * | 1997-12-05 | 1999-12-14 | Texas Instr Inc <Ti> | Traffic controller using priority and burst control for reducing access times |
Also Published As
Publication number | Publication date |
---|---|
US5798743A (en) | 1998-08-25 |
AU6094496A (en) | 1996-12-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5798743A (en) | Clear-behind matrix addressing for display systems | |
US11295657B2 (en) | Method and system for switched display of grayscale of multi-line scan led | |
EP0897573B1 (en) | Time-interleaved bit-plane, pulse-width-modulation digital display system | |
US5818419A (en) | Display device and method for driving the same | |
US8223179B2 (en) | Display device and driving method based on the number of pixel rows in the display | |
US5523803A (en) | DMD architecture and timing for use in a pulse-width modulated display system | |
US6094243A (en) | Liquid crystal display device and method for driving the same | |
US5668568A (en) | Interface for LED matrix display with buffers with random access input and direct memory access output | |
US5854879A (en) | Method and apparatus for multi-level tone display for liquid crystal apparatus | |
EP0836173B1 (en) | Multiplex driving method of a matrix type liquid crystal electro-optical device | |
US6433763B1 (en) | Plasma display panel drive method and apparatus | |
US7209151B2 (en) | Display controller for producing multi-gradation images | |
JP2003529100A (en) | Method and apparatus for driving a digital display by distributing PWM pulses over a given time | |
US20230386386A1 (en) | Offset Drive Scheme For Digital Display | |
US20010048419A1 (en) | Method of gray scale generation for displays using a binary weighted clock | |
EP0700027B1 (en) | Display unit | |
JP2897567B2 (en) | Driving method of gas discharge display device | |
JPH10161610A (en) | Liquid crystal display unit | |
WO1999023634A1 (en) | Memory configuration for gradation control of electroluminescent display devices using on/off drivers | |
JPH02110494A (en) | Grey gradation giving device | |
US20020063672A1 (en) | Method of gray scale generation for displays using a sample and hold circuit with discharge | |
JP2978515B2 (en) | Liquid crystal display | |
US6919876B1 (en) | Driving method and driving device for a display device | |
JPH05341735A (en) | Driving circuit for liquid crystal display device | |
JP2001195039A (en) | Liquid crystal display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AU BB BG BR CA CN CZ EE FI GE HU IS JP KG KP KR LK LR LT LV MD MG MK MN MX NO NZ PL RO SG SI SK TR TT UA US UZ VN AM AZ BY KG KZ MD RU TJ TM |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): KE LS MW SD SZ UG AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: CA |